

General Description

The MAX1992/MAX1993 pulse-width modulation (PWM) controllers provide high-efficiency, excellent transient response, and high DC output accuracy. The devices step down high-voltage batteries to generate lowvoltage CPU core or chipset/RAM supplies in notebook computers.

Maxim's proprietary Quick-PWM™ quick-response, constant on-time PWM control scheme handles wide input/output voltage ratios with ease and provides 100ns "instant-on" response to load transients, while maintaining a relatively constant switching frequency. Efficiency is enhanced by the ability to drive very large synchronousrectifier MOSFETs. Current sensing to ensure reliable overload and inductor saturation protection is available using an external current-sense resistor in series with the output. Alternatively, the controller can sense the current across the synchronous rectifier alone or use lossless inductor sensing for lowest power dissipation.

Single-stage buck conversion allows the MAX1992/ MAX1993 to directly step down high-voltage batteries for the highest possible efficiency. Alternatively, two-stage conversion (stepping down from another system supply rail instead of the battery) at the maximum switching frequency allows the minimum possible physical size.

The MAX1992 powers the CPU core, chipset, DRAM, or other supply rails as low as 0.7V. The MAX1993 powers chipsets and graphics processor cores, which require dynamically adjustable output voltages. The MAX1993 provides a tracking input that can be used for active termination buses. The MAX1992/MAX1993 are available in a 24-pin thin QFN package with optional overvoltage and undervoltage protection.

For dual step-down PWM controllers with inductor saturation protection, external reference input voltage, and dynamically selectable output voltages, refer to the MAX1540/MAX1541 data sheet.

Applications

Notebook Computers Core/IO Supplies as Low as 0.7V

1.8V and 2.5V Supplies

DDR Memory Termination (MAX1993)

Active Termination Buses (MAX1993)

CPU/Chipset/GPU with Dynamic Voltage Cores (MAX1993)

Quick-PWM is a trademark of Maxim Integrated Products, Inc.

Features

- ♦ Inductor Saturation Protection
- **♦ Accurate Current Limit**
- ♦ Ultra-High Efficiency
- ♦ Quick-PWM with 100ns Load-Step Response
- ♦ MAX1992

1.8V/2.5V Fixed or 0.7V to 5.5V Adjustable **Output Range**

♦ MAX1993

External Reference Input Dynamically Selectable Output Voltage (0.7V to 5.5V)

Optional Power-Good and Fault Blanking During Transitions


- **♦** ±1% Vout Accuracy Over Line and Load
- ◆ 2V to 28V Battery Input Range (VIN)
- ♦ 200/300/450/600kHz Switching Frequency
- ♦ Overvoltage/Undervoltage Protection Option
- ♦ 1.7ms Digital Soft-Start
- ♦ Drives Large Synchronous Rectifier FETs
- ♦ 2V ±0.7% Reference Output
- **♦ Power-Good Window Comparator**

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX1992ETG	-40°C to +85°C	24 Thin QFN 4mm × 4mm
MAX1992ETG+	-40°C to +85°C	24 Thin QFN 4mm × 4mm
MAX1993ETG	-40°C to +85°C	24 Thin QFN 4mm × 4mm
MAX1993ETG+	-40°C to +85°C	24 Thin QFN 4mm × 4mm

⁺ Denotes lead-free package.

Pin Configurations



MIXIM

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS (Note 1)

(11010 (11010 1)
0.3V to +30V
0.3V to +6V
0.3V to (V _{CC} + 0.3V)
0.3V to (V _{CC} + 0.3V)
0.3V to (V _{CC} + 0.3V)
0.3V to $(V_{DD} + 0.3V)$
2V to +30V
0.3V to (BST + 0.3V)

LX to AGND	2V to +30V
BST to LX	0.3V to +6V
AGND to PGND (MAX1992 only)	0.3V to +0.3V
REF Short Circuit to AGND	Continuous
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
24-Pin 4mm x 4mm Thin QFN	
(derated 20.8mW/°C above +70°C)	1667mW
Operating Temperature Range	
MAX199_ETG	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C

Note 1: For the MAX1993, AGND and PGND refer to a single pin designated GND.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V+ = 15V, V_{CC} = V_{DD} = SHDN = 5V, SKIP = GND, T_A = 0°C to +85°C, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CON	IDITIONS	MIN	TYP	MAX	UNITS
PWM CONTROLLER							
Inner Voltage Dange	VIN	Battery voltage, V+		2		28	V
Input Voltage Range	V _{BIAS}	V_{CC} , V_{DD}		4.5		5.5	V
Output Voltage Accuracy	Volum	MAX1992 V+ = 4.5V to 28V,	FB = GND	2.475	2.5	2.525	V
(MAX1992 Fixed)	Vout	SKIP = V _{CC} (Note 2)	FB = V _{CC}	1.782	1.8	1.818	V
Feedback Voltage Accuracy (MAX1992 Adjustable)	V _{FB}	MAX1992 V+ = 4.5V (Note 2)	to 28V, SKIP = V _{CC}	0.693	0.7	0.707	٧
Feedback Voltage Accuracy	\/	MAX1993 V+ = 4.5V to 28V, SKIP = V _{CC} (Note 2)	REFIN = 0.35 × REF	0.693	0.7	0.707	V
(MAX1993)	V _{FB}		REFIN = REF	1.980	2	2.020	
Load Regulation Error		$I_{LOAD} = 0$ to 3A, \overline{SK}	IP = V _{CC}		0.1		%
Line Regulation Error		$V_{CC} = 4.5V \text{ to } 5.5V,$	V+ = 4.5V to 28V		0.25		%
FB Input Bias Current	I _{FB}			-0.1		+0.1	μΑ
Output Adjust Range				0.7		5.5	V
		MAX1992	FB = GND	90	190	350	
OUT Input Resistance	Rout	WAX 1992	FB = V _{CC} or adjustable	70	145	270	kΩ
		MAX1993		400	800	1400	
OUT Discharge Mode On-Resistance	RDISCHARGE				10	25	Ω
OUT Synchronous Rectifier Discharge Mode Turn-On Level				0.2	0.3	0.4	٧
Soft-Start Ramp Time	tss	Rising edge on SHD	N to full current limit		1.7		ms

ELECTRICAL CHARACTERISTICS (continued)

 $(V + = 15V, V_{CC} = V_{DD} = \overline{SHDN} = 5V, \overline{SKIP} = GND, T_A = 0^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
			TON = GND (600kHz)	170	194	219	
On Time		V+ = 15V,	TON = REF (450kHz)	213	243	273	
On-Time	ton	V _{OUT} = 1.5V (Note 3)	TON = open (300kHz)	316	352	389	ns
		(11010 0)	TON = V _{CC} (200kHz)	461	516	571	
Minimum Off-Time	toff(MIN)	(Note 3)			400	500	ns
Quiescent Supply Current (VCC)	laa	FB forced above the LSAT = GND	regulation point,		0.55	0.85	m A
Quiescent Supply Current (VCC)	lcc	FB forced above the V _{LSAT} > 0.5V	regulation point,			1	mA
Quiescent Supply Current (V _{DD})	I _{DD}	FB forced above the	regulation point		<1	5	μΑ
Quiescent Supply Current (V+)	I _{V+}				25	40	μΑ
Shutdown Supply Current (VCC)		SHDN = GND			<1	7	μΑ
Shutdown Supply Current (VDD)		SHDN = GND			<1	5	μΑ
Shutdown Supply Current (V+)		SHDN = GND, V+ = VCC = VDD = 0 or 5\			<1	5	μΑ
REFERENCE	•						
Deference Voltage	V _{REF}	$V_{CC} = 4.5V \text{ to } 5.5V,$	$T_A = +25^{\circ}C \text{ to } +85^{\circ}C$	1.986	2	2.014	V
Reference Voltage		I _{REF} = 0	$T_A = 0$ °C to +85°C	1.983	2	2.017	V
Reference Load Regulation	ΔV_{REF}	I _{REF} = -10μA to 50μ	4	-0.01		+0.01	V
REF Lockout Voltage	V _{REF} (UVLO)	Rising edge, hystere	esis = 350mV		1.95		V
REFIN Voltage Range				0.7		V_{REF}	V
REFIN Input Bias Current	IREFIN				0.01	0.05	μΑ
FAULT DETECTION							
Overvoltage Trip Threshold		With respect to error OVP/UVP = V _{CC}	comparator threshold,	12	16	20	%
Overvoltage Fault Propagation Delay	tovp	FB forced 2% above	e trip threshold		10		μs
Output Undervoltage Protection Trip Threshold		With respect to error OVP/UVP = VCC	comparator threshold,	65	70	75	%
Output Undervoltage Protection Blanking Time	tBLANK	From rising edge of	SHDN	10		35	ms
Output Undervoltage Fault Propagation Delay	tuvp				10		μs
PGOOD Lower Trip Threshold		With respect to error hysteresis = 1%	comparator threshold,	-13	-10	-7	%
PGOOD Upper Trip Threshold		With respect to error comparator threshold, hysteresis = 1%		+7	+10	+13	%
PGOOD Propagation Delay	tpgood	FB forced 2% beyon threshold	nd PGOOD trip		10		μs

ELECTRICAL CHARACTERISTICS (continued)

 $(V + = 15V, V_{CC} = V_{DD} = \overline{SHDN} = 5V, \overline{SKIP} = GND, T_A = 0^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
PGOOD Output Low Voltage		I _{SINK} = 4mA				0.3	V
PGOOD Leakage Current	I _{PGOOD}	FB = REF (PGOOD I PGOOD forced to 5.				1	μΑ
		FBLANK = VCC		120	218	320	
Fault Blanking Time	t _{FBLANK}	FBLANK = open		80	140	205	μs
		FBLANK = REF		35	63	95	
Thermal Shutdown Threshold	TSHDN	Hysteresis = 15°C			160		°C
V _{CC} Undervoltage Lockout Threshold	V _{UVLO(VCC)}	Rising edge, PWM of hysteresis = 20mV	lisabled below this level	4.1	4.25	4.4	V
CURRENT LIMIT	I	L					ı
ILIM Adjustment Range				0.25		2.00	V
0 11: 11 15		CSP		0		2.7	.,
Current-Limit Input Range		CSN		-0.3		+28.0	V
CSP/CSN Input Current				-0.5		+0.5	μΑ
Valley Current-Limit Threshold (Fixed)	V _{LIM} (VAL)	V _{CSP} - V _{CSN} , ILIM =	Vcc	45	50	55	mV
Valley Current-Limit Threshold (Adjustable)	V _{LIM(VAL)}	V _{CSP} - V _{CSN}	V _{ILIM} = 250mV V _{ILIM} = 2.00V	15 170	25 200	35 230	mV
Current-Limit Threshold (Negative)	V _{NEG}	V _{CSP} - V _{CSN} , SKIP = T _A = +25°C	= ILIM = V _{CC} ,	-75	-60	-45	mV
Current-Limit Threshold (Zero Crossing)	V _Z X	With respect to valle threshold, V _{CSP} - V _C ILIM = V _{CC}			2.5		mV
		With respect to	LSAT = V _{CC}	180	200	220	
Inductor Saturation Current-Limit Threshold		valley current-limit threshold.	LSAT = open	157	175	193	%
THICSHOID		ILIM = V _{CC}	LSAT = REF	135	150	165	
ILIM Saturation Fault Sink Current	I _{ILIM(LSAT)}	V _{CSP} - V _{CSN} > induction limit, 0.25V < V _{ILIM} <	ctor saturation current < 2.0V	4	6	8	μΑ
ILIM Leakage Current		V _{CSP} - V _{CSN} < inductor saturation current limit				0.1	μΑ
GATE DRIVERS	1	ı					II.
DH Gate Driver On-Resistance	R _{DH}	BST - LX forced to 5V			1.5	5	Ω
DI Cata Drivar On Basistans	D-:	DL, high state			1.5	5	0
DL Gate Driver On-Resistance	R _{DL}	DL, low state			0.6	3	Ω
DH Gate Driver Source/Sink Current	I _{DH}	DH forced to 2.5V, BST - LX forced to 5V			1	_	А
DL Gate Driver Source Current	I _{DL} (SOURCE)	DL forced to 2.5V			1		А

ELECTRICAL CHARACTERISTICS (continued)

 $(V + = 15V, V_{CC} = V_{DD} = \overline{SHDN} = 5V, \overline{SKIP} = GND, T_A = 0^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.}$ Typical values are at $T_A = +25^{\circ}C.$

PARAMETER	SYMBOL	СО	NDITIONS	MIN	TYP	MAX	UNITS
DL Gate Driver Sink Current	I _{DL(SINK)}	DL forced to 2.5V			3		А
Dood Times		DL rising			35		
Dead Time	tDEAD	DH rising			26		ns
INPUTS AND OUTPUTS							
OD On-Resistance	Rod	GATE = V _C C			10	25	Ω
OD Leakage Current		GATE = GND, OD	forced to 5.5V		1	200	nA
Logic Input Threshold		SHDN, SKIP, GATE rising edge, hysteresis = 225mV		1.20	1.7	2.20	V
Logic Input Current		SHDN, SKIP, GATE	=	-1		+1	μΑ
Dual Mode™ Threshold Voltage		MAX1992 FB	High	1.9	9 2.0 2	2.1	V
Duai Mode ····· Trireshold voltage			Low	0.05	0.1	0.15	V
	High	High	V _{CC} - 0.4V				
Four-Level Input Logic Levels		TON, OVP/UVP, LSAT, FBLANK	Open	3.15		3.85	V
		LOAT, FOLAINK	REF	1.65		2.35	
			Low			0.5	
Four-Level Logic Input Current		TON, OVP/UVP, LSAT, FBLANK forced to GND or VCC		-3		+3	μΑ

ELECTRICAL CHARACTERISTICS

 $(V + = 15V, V_{CC} = V_{DD} = \overline{SHDN} = 5V, \overline{SKIP} = GND, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.})$ (Note 4)

PARAMETER	SYMBOL	CONDITIONS		MIN	MAX	UNITS
PWM CONTROLLER						
Input Voltage Dange	VIN	Battery voltage, V+		2	28	V
Input Voltage Range	V _{BIAS}	V _{CC} , V _{DD}		4.5	5.5	V
Output Voltage Accuracy (MAX1992 Fixed)	Vous	MAX1992, V+ = 4.5V to 28V,	FB = GND	2.462	2.538	V
	Vout	SKIP = V _{CC} (Note 2)	FB = V _{CC}	1.773	1.827	V
Feedback Voltage Accuracy (MAX1992 Adjustable)	V _{FB}	MAX1992, V+ = 4.5 (Note 2)	MAX1992, V+ = 4.5V to 28V, SKIP = V _{CC} (Note 2)		0.711	V
Feedback Voltage Accuracy (MAX1993)	Ven	MAX1993, V+ = 4.5V to 28V,	REFIN = 0.35 × REF	0.689	0.711	V
	V _{FB}	SKIP = V _{CC} (Note 2)	REFIN = REF	1.970	2.030	V
			TON = GND (600kHz)	170	219	
O T		V+ = 15V,	TON = REF (450kHz)	213	273	200
On-Time	ton	V _{OUT} = 1.5V (Note 3)	TON = open (300kHz)	316	389	ns
		(TON = V _{CC} (200kHz)	461	571	

Dual Mode is a trademark of Maxim Integrated Products, Inc.



ELECTRICAL CHARACTERISTICS (continued)

 $(V + = 15V, V_{CC} = V_{DD} = \overline{SHDN} = 5V, \overline{SKIP} = GND, T_A = -40^{\circ}C \text{ to } +85^{\circ}C, \text{ unless otherwise noted.})$ (Note 4)

PARAMETER	SYMBOL	CONDITIONS	MIN	MAX	UNITS
Minimum Off-Time	toff(MIN)	(Note 3)		500	ns
	laa	FB forced above the regulation point, LSAT = GND		0.85	mΛ
Quiescent Supply Current (VCC)	Icc	FB forced above the regulation point, VLSAT > 0.5V		1.0	mA
Quiescent Supply Current (V _{DD})	I _{DD}	FB forced above the regulation point		5	μΑ
Quiescent Supply Current (V+)	I _{V+}			40	μΑ
Shutdown Supply Current (VCC)		SHDN = GND		7	μΑ
Shutdown Supply Current (VDD)		SHDN = GND		5	μΑ
Shutdown Supply Current (V+)		$\overline{SHDN} = GND, V+ = 28V,$ $V_{CC} = V_{DD} = 0 \text{ or } 5V$		5	μΑ
REFERENCE					
Reference Voltage	V _{REF}	$V_{CC} = 4.5V$ to 5.5V, $I_{REF} = 0$	1.980	2.020	V
REFIN Voltage Range			0.7	V_{REF}	V
FAULT DETECTION					
Overvoltage Trip Threshold		With respect to error comparator threshold, $OVP/UVP = V_{CC}$	10	20	%
Output Undervoltage Protection Trip Threshold		With respect to error comparator threshold, $OVP/UVP = V_{CC}$	65	75	%
PGOOD Lower Trip Threshold		With respect to error comparator threshold, hysteresis = 1%	-14	-6	%
PGOOD Upper Trip Threshold		With respect to error comparator threshold, hysteresis = 1%	+6	+14	%
V _{CC} Undervoltage Lockout Threshold	V _U VLO(VCC)	Rising edge, PWM disabled below this level hysteresis = 20mV	4.1	4.4	٧
CURRENT LIMIT					
Current-Limit Input Range		CSP	0	2.7	V
Current-Limit input hange		CSN	-0.3	+28.0	V
Valley Current-Limit Threshold (Fixed)	V _{LIM} (VAL)	VCSP - VCSN, ILIM = VCC	35	65	mV
Valley Current-Limit Threshold (Adjustable)	V _{LIM} (VAL)	V _{CSP} - V _{CSN} , V _{ILIM} = 2.00V	160	240	mV

ELECTRICAL CHARACTERISTICS (continued)


(V+ = 15V, V_{CC} = V_{DD} = \overline{SHDN} = 5V, \overline{SKIP} = GND, T_A = -40°C to +85°C, unless otherwise noted.) (Note 4)


PARAMETER	SYMBOL	со	NDITIONS	MIN	MAX	UNITS
INPUTS AND OUTPUTS				·		
Logic Input Threshold		SHDN, SKIP, GATE rising edge, hyster		1.20	2.20	V
Dual Made Threshold Voltage		MAX1992 FB	High	1.9	2.1	V
Dual Mode Threshold Voltage			Low	0.05	0.15	
		TON 01/0/10/10	High	V _{CC} - 0.4V		
Four-Level Input Logic Levels		TON, OVP/UVP, LSAT, FBLANK	Open	3.15	3.85	V
		LOAT, I DEAININ	REF	1.65	2.35	
			Low		0.5	


- Note 2: When the inductor is in continuous conduction, the output voltage has a DC regulation level higher than the error comparator threshold by 50% of the output ripple. In discontinuous conduction (SKIP = GND, light load), the output voltage has a DC regulation level higher than the trip level by approximately 1.5% due to slope compensation.
- **Note 3:** On-time and off-time specifications are measured from 50% point to 50% point at the DH pin with LX = GND, V_{BST} = 5V, and a 250pF capacitor connected from DH to LX. Actual in-circuit times can differ due to MOSFET switching speeds.
- **Note 4:** Specifications to -40°C are guaranteed by design, not production tested.

Typical Operating Characteristics

(MAX1992 Circuit of Figure 1, MAX1993 Circuit of Figure 9, V_{IN} = 12V, V_{DD} = V_{CC} = 5V, \overline{SKIP} = V_{CC} , TON = open, T_A = +25°C, unless otherwise noted.)









Typical Operating Characteristics (continued)


(MAX1992 Circuit of Figure 1, MAX1993 Circuit of Figure 9, V_{IN} = 12V, V_{DD} = V_{CC} = 5V, \overline{SKIP} = V_{CC} , TON = open, T_A = +25°C, unless otherwise noted.)




Typical Operating Characteristics (continued)

(MAX1992 Circuit of Figure 1, MAX1993 Circuit of Figure 9, $V_{IN} = 12V$, $V_{DD} = V_{CC} = 5V$, $\overline{SKIP} = V_{CC}$, TON = open, $T_A = +25^{\circ}C$, unless otherwise noted.)









STARTUP WAVEFORMS


- A. \overline{SHDN} = 0 TO 5V; 5V/div B. INDUCTOR CURRENT: 2A/div C. OUTPUT VOLTAGE (V_{OUT}): 2V/div D. PGOOD: 5V/div, 0.7 Ω LOAD
- B. INDUCTOR CURRENT: 2A/div C. OUTPUT VOLTAGE (V_{OUT}): 2V/div D. PGOOD: 5V/div, 100Ω LOAD



- A. SHDN = 5V TO 0; 5V/div
- B. INDUCTOR CURRENT: 2A/div
- C. DL: 5V/div
- D. OUTPUT VOLTAGE (VOLT): 2V/div
- E. PGOOD: 5V/div, 100Ω LOAD, 0VP/UVP = 0PEN OR G




- A. SHDN = 5V TO 0; 5V/div
- B. INDUCTOR CURRENT: 2A/div
- C. DL: 5V/div
- D. OUTPUT VOLTAGE (V_{OUT}): 2V/div
- E. PGOOD: 5V/div, 100Ω LOAD, $0VP/UVP = V_{CC}$ OR REF




- A. LOAD: $I_{OUT} = 0.2A \text{ TO } 4A$; 5A/div
- B. 2.5V OUTPUT: 100mV/div
- C. INDUCTOR CURRENT: 5A/div
- D. LX: 10V/div, SKIP = V_{CC}

Typical Operating Characteristics (continued)


(MAX1992 Circuit of Figure 1, MAX1993 Circuit of Figure 9, V_{IN} = 12V, V_{DD} = V_{CC} = 5V, SKIP = V_{CC}, TON = open, T_A = +25°C, unless otherwise noted.)




A. LOAD: I_{OUT} = 0.2A TO 4A; 5A/div B. 2.5V OUTPUT: 100mV/div C. INDUCTOR CURRENT: 5A/div D. LX: 10V/div, $\overline{SKIP} = GND$




- A. LOAD CURRENT (0 TO 250mΩ): 10A/div B. 2.5V OUTPUT: 2V/div
- C. INDUCTOR CURRENT: 5A/div D. PGOOD: 5V/div, OVP/UVP = OPEN OR GND




- A. LOAD CURRENT (0 TO 250mΩ): 10A/div B. 2.5V OUTPUT: 2V/div
- C. DL: 5V/div
- D. INDUCTOR CURRENT: 5A/div
- E. PGOOD: 5V/div, OVP/UVP = V_{CC} OR REF



- A. LOAD CURRENT: I_{OUT} = 0 TO 5A; 5A/div
- B. 2.5V OUTPUT: 200mV/div
- C. VII IM: 100mV/div
- D. INDUCTOR CURRENT: 5A/div; LSAT = AGND; L = 3.3μ H, 3.5A



- A. LOAD CURRENT: IOUT = 0 TO 5A; 5A/div B. 2.5V OUTPUT: 200mV/div C. V_{ILIM}: 200mV/div
- D. INDUCTOR CURRENT: 5A/div, $LSAT = REF; \ L = 3.3 \mu H, \ 3.5 A$




- A. LOAD CURRENT: IOUT = 0 TO 5A; 5A/div
- B. 2.5V OUTPUT: 1V/div
- C. PGOOD: 5V/div
- D. V_{ILIM}: 400mV/div E. INDUCTOR CURRENT: 5A/div,
- LSAT = REF; L = $3.3\mu H$, 3.5A

Typical Operating Characteristics (continued)


(MAX1992 Circuit of Figure 1, MAX1993 Circuit of Figure 9, VIN = 12V, VDD = VCC = 5V, SKIP = VCC, TON = open, TA = +25°C, unless otherwise noted.)





- A. V_{GATE} = 0 TO 5V; 5V/div B. OUTPUT = 1.5V TO 1.0V; 0.5V/div C. V_{REFIN}: 0.5V/div
- D. PGOOD: 5V/div
- E. INDUCTOR CURRENT: 2.5A/div
- 100mA LOAD, SKIP = GND, CIRCUIT OF FIGURE 9

MAX1993 DYNAMIC OUTPUT VOLTAGE TRANSITION (CREFIN = 100pF)



- A. V_{GATE} = 0 T0 5V; 5V/div B. OUTPUT = 1.5V T0 1.0V; 0.5V/div
- C. V_{REFIN}: 0.5V/div
- D. PGOOD: 5V/div
- E. INDUCTOR CURRENT: 2.5A/div
- 100mA LOAD, SKIP = GND, CIRCUIT OF FIGURE 9

Pin Description

Р	PIN				FUNCTION		
MAX1992	MAX1993	NAME	FUNCTION				
1	1	TON	On-Time Selection Control Input. This four-level logic input sets the K-factor value used to determine the DH on-time (see the <i>On-Time One-Shot</i> section). Connect to analog ground (AGND or GND), REF, V _{CC} , or leave TON unconnected to select the following nominal switching frequencies: V _{CC} = 200kHz Open = 300kHz REF = 450kHz AGND = 600kHz				
2, 7, 8	_	N.C.	No Connection. Not internally connected.				
_	2	FBLANK	Fault Blanking Control Input. This four-level logic input enables or disables fault blanking, and sets the minimum forced-PWM operation time (tfblank). When fault blanking is enabled, PGOOD, OVP protection, and UVP protection are blanked for the selected time period after a transition is detected on GATE. Additionally, the controller enters forced-PWM mode for the duration of tfblank anytime GATE changes states. Connect FBLANK as follows: VCC = 140µs (min) tfblank, fault blanking enabled Open = 90µs (min) tfblank, fault blanking enabled REF = 40µs (min) tfblank, fault blanking enabled AGND = 90µs (min) tfblank, fault blanking disabled				

Pin Description (continued)

Р	IN		FUNCTION			
MAX1992	MAX1993	NAME	FUNCTION			
3	3	LSAT	Inductor Saturation Control Input. This four-level logic input sets the inductor current saturation limit as a multiple of the valley current-limit threshold set by ILIM, or disables the function if not required. Connect LSAT to the following pins to set the saturation current limit: VCC = 2 × ILIM(VAL) Open = 1.75 × ILIM(VAL) REF = 1.5 × ILIM(VAL) AGND = disable LSAT protection See the Inductor Saturation Limit and Setting the Current Limit sections.			
4	4	PGOOD	Open-Drain Power-Good Output. PGOOD is low when the output voltage is more than 10% (typ) above or below the normal regulation point, during soft-start, and in shutdown. After the soft-start circuit has terminated, PGOOD becomes high impedance if the output is in regulation. For the MAX1993, PGOOD is blanked—forced high-impedance state—when FBLANK is enabled and the controller detects a transition on GATE.			
5	5	ILIM	Valley Current-Limit Threshold Adjustment. The valley current-limit threshold defaults to 50mV if ILIM is tied to V_{CC} . In adjustable mode, the valley current-limit threshold across CSP and CSN is precisely 1/10th the voltage seen at ILIM over a 250mV to 2.5V range. The logic threshold for switchover to the 50mV default value is approximately V_{CC} - 1V. When the inductor saturation protection threshold is exceeded, ILIM sinks 6 μ A. See the <i>Current-Limit Protection (ILIM)</i> section.			
6	6	REF	2.0V Reference Voltage Output. Bypass REF to analog ground with a 0.1µF or greater ceramic capacitor. The reference can source up to 50µA for external loads. Loading REF degrades output voltage accuracy according to the REF load regulation error. The reference is disabled when the MAX1992/MAX1993 is shut down.			
_	7	REFIN	External Reference Input. REFIN sets the feedback regulation voltage (V _{FB} = V _{REFIN}) of the MAX1993.			
_	8	OD	Open-Drain Output. Controlled by GATE.			
9	9	FB	Feedback Input. MAX1992: Connect to V _{CC} for a +1.8V fixed output or to AGND for a +2.5V fixed output. For an adjustable output (0.7V to 5.5V), connect FB to a resistive divider from the output voltage. The FB regulation level is +0.7V. MAX1993: The FB regulation level is set by the voltage at REFIN.			
10	10	OUT	Output Voltage Sense. Connect directly to the positive terminal of the output capacitors as shown in the standard application circuits (Figures 1 and 9). OUT senses the output voltage to determine the on-time for the high-side switching MOSFET. For the MAX1992, OUT also serves as the feedback input when using the preset internal output voltages as shown in Figure 7. When discharge mode is enabled by OVP/UVP, the output capacitor is discharged through an internal 10Ω resistor connected between OUT and ground.			
11	11	CSP	Positive Current-Sense Input. Connect to the positive terminal of the current-sense element. Figure 10 and Table 7 describe several current-sensing options. The PWM controller does not begin a cycle unless the current sensed is less than the valley current-limit threshold programmed at ILIM.			

Pin Description (continued)

В	IN		
MAX1992	MAX1993	NAME	FUNCTION
12	12	CSN	Negative Current-Sense Input. Connect to the negative terminal of the current-sense element. Figure 10 and Table 7 describe several current-sensing options. The PWM controller does not begin a cycle unless the current sensed is less than the valley current-limit threshold programmed at ILIM.
13	13	SKIP	Pulse-Skipping Control Input. Connect SKIP to VCC for low-noise, forced-PWM mode or connect SKIP to analog ground (AGND or GND) to enable pulse-skipping operation.
14	14	V+	Battery Voltage-Sense Connection. The controller only uses V+ to set the on-time one-shot timing. The DH on-time is inversely proportional to input voltage over a range of 2V to 28V.
15	15	DH	High-Side Gate-Driver Output. DH swings from LX to BST.
16	16	LX	Inductor Connection. Connect LX to the switched side of the inductor. LX serves as the lower supply rail for the DH high-side gate driver.
17	17	BST	Boost Flying Capacitor Connection. Connect to an external capacitor and diode as shown in Figure 6. An optional resistor in series with BST allows the DH pullup current to be adjusted.
18	18	DL	Low-Side Gate-Driver Output. DL swings from PGND to V_{DD} (MAX1992) or GND to V_{DD} (MAX1993).
19	19	V _{DD}	Supply Voltage Input for the DL Gate Driver. Connect to the system supply voltage (+4.5V to +5.5V). Bypass V _{DD} to PGND with a 1µF or greater ceramic capacitor.
20	_	PGND	Power Ground. Ground connection for the DL low-side gate driver.
_	20	GND	Analog and Power Ground. AGND and PGND connect together internally. Connect backside pad to GND.
21	_	AGND	Analog Ground. Connect backside pad to AGND.
_	21	GATE	Buffered N-Channel MOSFET Gate Input. A logic low on GATE turns off the internal MOSFET so OD appears as a high impedance. A logic high on GATE turns on the internal MOSFET, pulling OD to ground.
22	22	Vcc	Analog Supply Input. Connect to the system supply voltage (+4.5V to +5.5V) through a series 20Ω resistor. Bypass V _{CC} to analog ground with a 1µF or greater ceramic capacitor.

Pin Description (continued)

Р	IN	NAME	FUNCTION
MAX1992	MAX1993	NAME	FUNCTION
23	23	SHDN	Shutdown Control Input. Connect to V_{CC} for normal operation. Connect to analog ground to put the controller into its 1µA shutdown state. When discharge mode is enabled by OVP/UVP, the output is discharged through a 10Ω resistor between OUT and ground, and DL is forced high after V_{OUT} drops below 0.3V. When discharge mode is disabled by OVP/UVP, OUT remains a high-impedance input and DL is forced low, so LX also appears as a high-impedance input. A rising edge on \$\overline{SHDN}\$ clears the fault-protection latch.
24	24	OVP/UVP	Overvoltage/Undervoltage Protection and Discharge Mode Control Input. This four-level logic input selects between various output fault-protection options (Table 6) by selectively enabling OVP protection and UVP protection. When enabled, the OVP limit defaults at 116% of the nominal output voltage, and the UVP limit defaults at 70% of the nominal output voltage. Discharge mode is enabled when UVP protection is also enabled. Connect OVP/UVP to the following pins for the desired function: VCC = enable OVP and discharge mode, enable UVP Open = enable OVP and discharge mode, disable UVP REF = disable OVP and discharge mode, enable UVP AGND = disable OVP and discharge mode, and UVP See the Fault Protection and Shutdown and Output Discharge sections.

Table 1. Component Selection for Standard Applications

COMPONENT	V _{OUT} = 2.5V AT 5A (FIGURE 1)	V _{OUT} = 1.8V AT 5A	V _{OUT} = 1.0V / 1.5V AT 4A (FIGURE 9)
COMPONENT	$V_{IN} = 7V \text{ to } 24V,$	V _{IN} = 7V to 24V,	$V_{IN} = 4.5V \text{ to } 5.5V,$
	TON = OPEN (300kHz)	TON = OPEN (300kHz)	TON = GND (600kHz)
MAX1992	FB = AGND	FB = V _{CC}	Not recommended
MAX1993	Adjustable FB,	FB = OUT,	FB = OUT,
	REFIN = REF	V _{REFIN} = 1.8V	$V_{REFIN} = 1.0V / 1.5V$
C _{IN} , input capacitor	10μF, 25V	10μF, 25V	100μF, 10V
	Taiyo Yuden TMK432BJ106KM	Taiyo Yuden TMK432BJ106KM	Sanyo POSCAP 10TPA100M
C _{OUT} , output capacitor	220μF, 4V, 15mΩ	220μF, 4V, 15mΩ	220μF, 6V, 12mΩ
	Sanyo POSCAP 4TPE220MF	Sanyo POSCAP 4TPE220MF	Sanyo POSCAP 6TPD220M
N _H high-side MOSFET	Fairchild Semiconductor	Fairchild Semiconductor	Fairchild Semiconductor
	1/2 FDS6982A	1/2 FDS6982A	1/2 FDS6982S
N _L low-side MOSFET	Fairchild Semiconductor	Fairchild Semiconductor	Fairchild Semiconductor
	1/2 FDS6982A	1/2 FDS6982A	1/2 FDS6982S
D _L Schottky rectifier (optional)	Nihon EP10QS03L	Nihon EP10QS03L	Nihon EP10QS03L
	1A, 30V, 0.45Vf	1A, 30V, 0.45Vf	1A, 30V, 0.45Vf
L1 inductor	4.3µH	3.2µH	1.4µH
	Sumida CDEP105(L)	Sumida CDEP105(L)	Sumida CDEP105(L)
Rsense	15mΩ ±1% 0.5W resistor IRC LR2010-01-R015F or Dale WSL-2010-R015F	15mΩ ±1% 0.5W resistor IRC LR2010-01-R015F or Dale WSL-2010-R015F	$15 \text{m}\Omega$ $\pm 1\%$ 0.5W resistor IRC LR2010-01-R015F or Dale WSL-2010-R015F

Table 2. Component Suppliers

SUPPLIER	PHONE	WEBSITE
Central Semiconductor	631-435-1110 (USA)	www.centralsemi.com
Coilcraft	800-322-2645 (USA)	www.coilcraft.com
Coiltronics	561-752-5000 (USA)	www.coiltronics.com
Fairchild Semiconductor	888-522-5372 (USA)	www.fairchildsemi.com
International Rectifier	310-322-3331 (USA)	www.irf.com
Kemet	408-986-0424 (USA)	www.kemet.com
Panasonic	714-373-7366 (USA)	www.panasonic.com
Sanyo	65-231-3226 (Singapore) 408-749-9714 (USA)	www.secc.co.jp
Siliconix (Vishay)	203-268-6261 (USA)	www.vishay.com
Sumida	408-982-9660 (USA)	www.sumida.com
Taiyo Yuden	03-3667-3408 (Japan) 408-573-4150 (USA)	www.t-yuden.com
TDK	847-803-6100 (USA) 81-3-5201-7241 (Japan)	www.component.tdk.com
ТОКО	858-675-8013 (USA)	www.tokoam.com




Figure 1. MAX1992 Standard Application Circuit

Detailed Description

The MAX1992/MAX1993 buck controllers are ideal for low-voltage power supplies for notebook computers. Maxim's proprietary Quick-PWM pulse-width modulator in the MAX1992/MAX1993 is designed for handling fast load steps while maintaining a relatively constant operating frequency and inductor operating point over a wide range of input voltages. The Quick-PWM architecture circumvents the poor load-transient timing problems of fixed-frequency current-mode PWMs while avoiding the problems caused by widely varying switching frequencies in conventional constant-on-time and constant-off-time PWM schemes.

See Table 1 for component selections and Table 2 for a list of component suppliers.

+5V Bias Supply (VCC and VDD)

The MAX1992/MAX1993 require an external 5V bias supply in addition to the battery. Typically, this 5V bias supply is the notebook's 95%-efficient 5V system supply. Keeping the bias supply external to the IC improves efficiency and eliminates the cost associated with the 5V linear regulator that would otherwise be needed to supply the PWM circuit and gate drivers. If stand-alone capability is needed, the 5V supply can be generated with an external linear regulator such as the MAX1615.

The 5V bias supply must provide VCC (PWM controller) and V_{DD} (gate-drive power), so the maximum current drawn is:

IBIAS = ICC + fSW (QG(LOW) + QG(HIGH))= 2mA to 20mA (typ)

where I_{CC} is $550\mu A$ (typ), f_{SW} is the switching frequency, and Q_{G(LOW)} and Q_{G(HIGH)} are the MOSFET data

sheet's total gate-charge specification limits at $V_{GS} = 5V$.

The V+ battery input and 5V bias inputs (V_{CC} and V_{DD}) can be connected together if the input source is a fixed 4.5V to 5.5V supply. If the 5V bias supply is powered up prior to the battery supply, the enable signal (\overline{SHDN} going from low to high) must be delayed until the battery voltage is present in order to ensure startup.

Free-Running Constant-On-Time PWM Controller with Input Feed Forward

The Quick-PWM control architecture is a pseudofixed-frequency, constant on-time, current-mode regulator with voltage feed forward (Figure 2). This architecture relies on the output filter capacitor's ESR to act as a current-sense resistor, so the output ripple voltage provides the PWM ramp signal. The control algorithm is simple: the high-side switch on-time is determined solely by a one-shot whose pulse width is inversely proportional to input voltage and directly proportional to output voltage. Another one-shot sets a minimum off-time (400ns typ). The on-time one-shot is triggered if the error comparator is low, the low-side switch current is below the valley current-limit threshold, and the minimum off-time one-shot has timed out.

On-Time One-Shot (TON)

The heart of the PWM core is the one-shot that sets the high-side switch on-time. This fast, low-jitter, adjustable one-shot includes circuitry that varies the on-time in response to battery and output voltage. The high-side switch on-time is inversely proportional to the battery voltage as measured by the V+ input and is proportional to the output voltage:

On-time = $K (V_{OUT} + 0.075V) / V_{IN}$

Table 3. Approximate K-Factor Errors

TON SETTING (kHz)	TYPICAL K-FACTOR (μs)	K-FACTOR ERROR (%)	MINIMUM V _{IN} AT V _{OUT} = 2.5V (h = 1.5) (V)	TYPICAL APPLICATION	COMMENTS
200 (TON = V _{CC})	5.0	±10	3.14	4-cell Li+ notebook	Use for absolute best efficiency
300 (TON = open)	3.3	±10	3.47	4-cell Li+ notebook	Considered mainstream by current standards
450 (TON = REF)	2.2	±12.5	4.13	3-cell Li+ notebook	Useful in 3-cell systems for lighter loads than the CPU core or where size is key
600 (TON = GND)	1.7	±12.5	5.61	+5V input	Good operating point for compound buck designs or desktop circuits




Figure 2. MAX1992/MAX1993 Functional Diagram

where K (switching period) is set by the TON pin-strap connection (Table 3), and 0.075V is an approximation to accommodate the expected drop across the low-side MOSFET switch. This algorithm results in a nearly constant switching frequency despite the lack of a fixed-frequency clock generator. The benefits of a constant switching frequency are twofold: 1) the frequency can be selected to avoid noise-sensitive regions such as the 455kHz IF band; 2) the inductor ripple-current operating point remains relatively constant, resulting in easy design methodology and predictable output voltage ripple.

The on-time one-shot has good accuracy at the operating points specified in the *Electrical Characteristics* (approximately ±12.5% at 600kHz and 450kHz and ±10% at 200kHz and 300kHz). On-times at operating points far removed from the conditions specified in the *Electrical Characteristics* can vary over a wider range. For example, the 600kHz setting typically runs approximately 10% slower with inputs much greater than 5V due to the very short on-times required.

The constant on-time translates only roughly to a constant switching frequency. The on-times guaranteed in the Electrical Characteristics are influenced by resistive losses and by switching delays in the high-side MOSFET. Resistive losses—including the inductor, both MOSFETs, output capacitor ESR, and PC board copper losses in the output and ground—tend to raise the switching frequency as the load increases. The dead-time effect increases the effective on-time, reducing the switching frequency as one or both dead times are added to the effective ontime. It occurs only in PWM mode ($\overline{SKIP} = VCC$) and during dynamic output voltage transitions when the inductor current reverses at light or negative load currents. With reversed inductor current, the inductor's EMF causes LX to go high earlier than normal, extending the on-time by a period equal to the DH-rising dead time.

For loads above the critical conduction point, where the dead-time effect is no longer a factor, the actual switching frequency is:

$$f_{SW} = \frac{V_{OUT} + V_{DROP1}}{t_{ON}(V_{IN} + V_{DROP2})}$$

where V_{DROP1} is the sum of the parasitic voltage drops in the inductor discharge path, including synchronous rectifier, inductor, and PC board resistances; V_{DROP2} is the sum of the resistances in the charging path, including the high-side switch, inductor, and PC board resistances; and t_{ON} is the on-time calculated by the MAX1992/MAX1993.

Automatic Pulse-Skipping Mode (SKIP = GND)

In skip mode ($\overline{SKIP} = GND$), an inherent automatic switchover to PFM takes place at light loads (Figure 3). This switchover is affected by a comparator that truncates the low-side switch on-time at the inductor current's zero crossing. The zero-crossing comparator differentially senses the inductor current across the current-sense resistor (CSP to CSN). Once VCSP - VCSN drops below 5% of the current-limit threshold (2.5mV for the default 50mV current-limit threshold), the comparator forces DL low (Figure 2). This mechanism causes the threshold between pulse-skipping PFM and nonskipping PWM operation to coincide with the boundary between continuous and discontinuous inductor-current operation (also known as the critical conduction point). The load-current level at which PFM/PWM crossover occurs, ILOAD(SKIP), is equal to one-half the peak-to-peak ripple current, which is a function of the inductor value (Figure 3). This threshold is relatively constant, with only a minor dependence on battery voltage:

$$I_{LOAD(SKIP)} \approx \left(\frac{V_{OUT}K}{2L}\right) \left(\frac{V_{IN} - V_{OUT}}{V_{IN}}\right)$$

where K is the on-time scale factor (Table 3). For example, in the standard application circuit (K = $3.3\mu s$, V_{OUT} = 2.5V, V_{IN} = 12V, and L = $4.3\mu H$), the pulse-skipping switchover occurs at:

$$\left(\frac{2.5V \times 3.3\mu s}{2 \times 4.3\mu H}\right) \left(\frac{12V - 2.5V}{12V}\right) = 0.76A$$

The crossover point occurs at an even lower value if a swinging (soft-saturation) inductor is used. The switching waveforms can appear noisy and asynchronous when light loading causes pulse-skipping operation, but this is a normal operating condition that results in high light-load efficiency. Trade-offs in PFM noise vs. light-load efficiency are made by varying the inductor value. Generally, low inductor values produce a broader efficiency vs. load curve, while higher values result in higher full-load efficiency (assuming that the coil resistance remains fixed) and less output voltage ripple. Penalties for using higher inductor values include larger physical size and degraded load-transient response (especially at low input voltage levels).

DC output accuracy specifications refer to the threshold of the error comparator. When the inductor is in continuous conduction, the MAX1992/MAX1993 regulate the valley of the output ripple, so the actual DC output voltage is higher than the trip level by 50% of the output ripple voltage. In discontinuous conduction $(\overline{\text{SKIP}} = \text{GND} \text{ and } \text{IOUT} < \text{ILOAD(SKIP)})$, the output voltage has a DC regulation level higher than the error-comparator threshold by approximately 1.5% because of slope compensation.

Forced-PWM Mode (SKIP = Vcc)

The low-noise forced-PWM mode (SKIP = V_C) disables the zero-crossing comparator, which controls the low-side switch on-time. This forces the low-side gatedrive waveform to constantly be the complement of the high-side gate-drive waveform, so the inductor current reverses at light loads while DH maintains a duty factor of V_{OUT}/V_{IN}. Forced-PWM mode keeps the switching frequency fairly constant. However, forced-PWM operation comes at a cost: the no-load 5V bias current remains between 2mA and 20mA, depending on the external MOSFETs and switching frequency.

Forced-PWM mode is most useful for reducing audiofrequency noise, improving load-transient response, and providing sink-current capability for dynamic output voltage adjustment. The MAX1993 uses forced-PWM operation during all dynamic output voltage transitions (GATE transition detected) in order to ensure fast, accurate transitions. Because forced-PWM operation disables the zero-crossing comparator, the inductor current reverses under light loads, quickly discharging the output capacitors. FBLANK determines how long the MAX1993 maintains forced-PWM operation—140 μ s (FBLANK = VCC), 90 μ s (FBLANK = open or AGND), or 40 μ s (FBLANK = REF).

Current-Limit Protection (ILIM) Valley Current Limit

The current-limit circuit employs a unique "valley" current-sensing algorithm that uses a current-sense resistor between CSP and CSN as the current-sensing element (Figure 10). If the magnitude of the current-sense signal is above the valley current-limit threshold, the PWM controller is not allowed to initiate a new cycle (Figure 5). The actual peak current is greater than the valley current-limit threshold by an amount equal to the inductor ripple current. Therefore, the exact current-limit characteristic and maximum load capability are a function of the current-sense resistance, inductor value, and battery voltage. When combined with the under-voltage protection circuit, this current-limit method is effective in almost every circumstance.




Figure 3. Pulse-Skipping/Discontinuous Crossover Point




Figure 4. Adjustable Current-Limit Threshold




Figure 5. "Valley" Current-Limit Threshold Point

In forced-PWM mode, the MAX1992/MAX1993 also implement a negative current limit to prevent excessive reverse inductor currents when VouT is sinking current. The negative current-limit threshold is set to approximately 120% of the positive current limit and tracks the positive current limit when ILIM is adjusted.

The current-limit threshold is adjusted with an external resistor-divider at ILIM. A $2\mu A$ to $20\mu A$ divider current is recommended for accuracy and noise immunity. The current-limit threshold adjustment range is from 25mV to 200mV. In the adjustable mode, the current-limit threshold voltage is precisely 1/10th the voltage seen at ILIM. The threshold defaults to 50mV when ILIM is connected to V_{CC} . The logic threshold for switchover to the 50mV default value is approximately V_{CC} - 1V.

Carefully observe the PC board layout guidelines to ensure that noise and DC errors do not corrupt the differential current-sense signals seen by CSP and CSN. Place the IC close to the sense resistor with short, direct traces, making a Kelvin-sense connection to the current-sense resistor.

Inductor Saturation Limit

The LSAT connection selects an upper current-sense limit as the inductor saturation threshold or disables the inductor saturation protection feature altogether (LSAT = GND). When enabled, the inductor saturation threshold is set as a multiple of the positive valley current-limit threshold (Table 4) and tracks the valley current limit when ILIM is adjusted. The inductor saturation threshold should be selected to give sufficient headroom above the peak inductor current so switching noise does not accidentally trip the saturation protection. Selecting too high a threshold can cause an inductor saturation to go undetected. For an inductor with a low LIR (the ratio of the inductor ripple current to the designed maximum load current) of approximately 20%, the lowest saturation threshold of 1.5 x ILIM(VAL) (LSAT = REF) may be acceptable. When using an inductor with a higher LIR, increase the inductor saturation threshold accordingly.

When inductor saturation is enabled, the MAX1992/MAX1993 continuously monitor the inductor current through the voltage across the current-sense resistor. When the inductor saturation threshold is exceeded, the MAX1992/MAX1993 immediately turn off the high-side gate driver and enable a 6µA discharge current on ILIM (Figure 4) at the beginning of the next DH on-time.

This reduces the voltage on ILIM by ΔV_{ILIM} where:

$$\Delta V_{\text{ILIM}} = -\left(\frac{R_{A} \times R_{B}}{R_{A} + R_{B}}\right) I_{\text{ILIM}(LSAT)}$$

where $I_{\rm ILIM(LSAT)}$ is 6µA ILIM saturation fault sink current (see the *Electrical Characteristics* table). When using the default 50mV valley current-limit threshold (ILIM = V_{CC}), the ILIM saturation fault sink current does not lower the current-limit threshold (see Figure 2).

If the inductor current remains below the saturation threshold during the next cycle, the ILIM discharge current is disabled, and the ILIM voltage returns to its original set point. The inductor should not remain in saturation once the controller reduces the valley current limit. However, if the inductor remains in saturation, the output voltage may drop low enough to trip the undervoltage fault protection (UVP enabled), causing the MAX1992/MAX1993 to shut down and latch off. Adding a capacitor from ILIM to GND slows the ILIM voltage change by the time constant $\tau = (R_A//R_B) \times C_{ILIM}$. A suitable time constant is between 5 to 10 switching cycles. If the inductor saturation occurs only during a short load transient, the time constant allows the power supply to recover before the output voltage drops below the output undervoltage threshold.

Set ΔV_{ILIM} to be at least 30% (LIR) of the ILIM set voltage. Calculate R_A and R_B using the equations below:

$$R_{A} = \frac{V_{REF}}{I_{ILIM(LSAT)}} \left(\frac{\Delta V_{ILIM}}{V_{ILIM(SET)}} \right)$$

$$with \left(\frac{\Delta V_{ILIM}}{V_{ILIM(SET)}} \right) \text{ set at 30\%}$$

$$R_{B} = \frac{R_{A}}{\left(\frac{V_{REF}}{V_{ILIM(SET)}} - 1\right)}$$

Inductor saturation works best using a current-sense resistor in series with the inductor. A low-side current-sense resistor configuration can sense the saturation

Table 4. LSAT Configuration Table

LSAT	INDUCTOR SATURATION THRESHOLD
Vcc	$2.00 \times I_{LIM(VAL)}$
Open	$1.75 \times I_{LIM(VAL)}$
REF	1.50 × I _{LIM(VAL)}
GND	Disabled

current only at the start of the off-cycle. See *Setting the Current Limit* section for various current-sense configurations (Figure 10) and LSAT recommendations.

MOSFET Gate Drivers (DH, DL)

The DH and DL drivers are optimized for driving moderately sized high-side and larger low-side power MOSFETs. This is consistent with the low duty factor seen in notebook applications, where a large V_{IN} - V_{OUT} differential exists. An adaptive dead-time circuit monitors the DL output and prevents the high-side MOSFET from turning on until DL is off. A similar adaptive dead-time circuit monitors the DH output, preventing the low-side MOSFET from turning on until DH is off. There must be a low-resistance, low-inductance path from the DL and DH drivers to the MOSFET gates in order for the adaptive dead-time circuits to work properly; otherwise, the sense circuitry in the MAX1992/MAX1993 interpret the MOSFET gates as "off" while charge actually remains. Use very short, wide traces (50 mils to 100 mils wide if the MOSFET is 1in from the driver).

The internal pulldown transistor that drives DL low is robust, with a 0.6Ω (typ) on-resistance. This helps prevent DL from being pulled up because of capacitive coupling from the drain to the gate of the low-side MOSFETs when the inductor node (LX) quickly switches from ground to VIN. Applications with high-input voltages and long inductive driver traces can require additional gate-to-source capacitance to ensure that fast-rising LX edges do not pull up the low-side MOSFETs gate, causing shoot-through currents. The capacitive coupling between LX and DL created by the MOSFET's gate-to-drain capacitance (CRSS), gate-to-source capacitance (CISS - CRSS), and additional board parasitics should not exceed the following minimum threshold.

$$V_{GS(TH)} < V_{IN} \left(\frac{C_{RSS}}{C_{ISS}} \right)$$

Lot-to-lot variation of the threshold voltage can cause problems in marginal designs. Alternatively, adding a resistor of less than 10Ω in series with BST can remedy the problem by increasing the turn-on time of the high-side MOSFET without degrading the turn-off time (Figure 6).




Figure 6. Optional Gate Driver Circuitry

POR, UVLO, and Soft-Start

Power-on reset (POR) occurs when V_{CC} rises above approximately 2V, resetting the fault latch and soft-start counter, powering up the reference, and preparing the PWM for operation. Until V_{CC} reaches 4.25V (typ), V_{CC} undervoltage lockout (UVLO) circuitry inhibits switching. The controller inhibits switching by pulling DH low and holding DL low when OVP and shutdown discharge are disabled or forcing DL high when OVP and shutdown discharge are enabled (Table 6). When V_{CC} rises above 4.25V, the controller activates the PWM controller and initializes soft-start.

Soft-start allows a gradual increase of the internal current-limit level during startup to reduce the input surge currents. The MAX1992/MAX1993 divide the soft-start period into five phases. During the first phase, the controller limits the current limit to only 20% of the full current limit. If the output does not reach regulation within 425µs, soft-start enters the second phase, and the current limit is increased by another 20%. This process repeats until the maximum current limit is reached after 1.7ms or when the output reaches the nominal regulation voltage, whichever occurs first (see soft-start waveforms in the *Typical Operating Characteristics*). Adding a capacitor in parallel with the external ILIM resistors creates a continuously adjustable analog soft-start function.

Power-Good Output (PGOOD)

PGOOD is the open-drain output for a window comparator that continuously monitors the output. PGOOD is actively held low in shutdown and during soft-start. After the digital soft-start terminates, PGOOD becomes high impedance as long as the output voltage is within $\pm 10\%$ of the nominal regulation voltage set by FB. When the output voltage drops 10% below or rises 10% above the nominal regulation voltage, the MAX1992/MAX1993 pull PGOOD low. Any fault condition forces PGOOD low until the fault latch is cleared by toggling $\overline{\rm SHDN}$ or cycling VCC power below 1V. For logic level output voltages, connect an external pullup resistor between PGOOD and VCC. A 100k Ω resistor works well in most applications.

Note that the PGOOD window detector is completely independent of the overvoltage and undervoltage protection fault detectors.

Fault Blanking (MAX1993 FBLANK)

The MAX1993 automatically enters forced-PWM operation during all dynamic output voltage transitions (GATE transition detected) in order to ensure fast, accurate transitions. FBLANK determines how long the MAX1993 maintains forced-PWM operation (Table 5)—at least 140 μ s (FBLANK = VCC), 90 μ s (FBLANK = open or GND), or 40 μ s (FBLANK = REF).

When fault blanking is enabled (FBLANK = V_{CC}, open, or REF), the MAX1993 also disables the overvoltage and undervoltage fault protection and forces PGOOD to a high-impedance state during the transition period selected by FBLANK (Table 5). This prevents fault protection from latching off the controller and the PGOOD signal from going low when the output voltage change (Δ V_{OUT}) cannot occur as fast as the REFIN voltage change (Δ V_{REFIN}).

Table 5. FBLANK Configuration Table

FBLANK	FAULT BLANKING	MINIMUM FORCED- PWM DURATION (μs)
Vcc	Enabled	140
Open	Enabled	90
REF	Enabled	40
GND	Disabled	90

Shutdown and Output Discharge

When output discharge is enabled (OVP/UVP = VCC or open) and \overline{SHDN} is pulled low, or the output undervoltage fault latch is set (OVP/UVP = VCC or REF), the MAX1992/MAX1993 discharge the output through an internal 10Ω switch to ground. While the output is discharging, DL is forced low and the PWM controller is disabled, but the reference remains active to provide an accurate threshold. Once the output voltage drops below 0.3V, the MAX1992/MAX1993 shut down the reference and pull DL high, effectively clamping the output and LX switching node to ground.

When output discharge is disabled (OVP/UVP = REF or GND), the controller does not actively discharge the output, and the DL driver remains low. Under these conditions, the output discharge rate is determined by the load current and output capacitance.

The controller detects and latches the discharge mode state set by OVP/UVP on startup.

Fault Protection

The MAX1992/MAX1993 provide over/undervoltage fault protection. Drive OVP/UVP to enable and disable fault protection as shown in Table 6. Once activated, the controller continuously monitors the output for undervoltage and overvoltage fault conditions.

Overvoltage Protection (OVP)

When the output voltage rises above 116% of the nominal regulation voltage and OVP is enabled (OVP/UVP = VCC or open), the OVP circuit sets the fault latch, shuts down the PWM controller, and immediately pulls DH low and forces DL high. This turns on the synchronous rectifier MOSFET with 100% duty, rapidly discharging the output capacitor and clamping the output to ground. Note that immediately latching DL high can cause the output voltage to go slightly negative due to energy stored in the output LC at the instant the OVP occurs. If the load cannot tolerate a negative voltage, place a power Schottky diode across the output to act as a reversepolarity clamp. If the condition that caused the overvoltage persists (such as a shorted high-side MOSFET), the battery fuse blows. OVP is ignored when transitions are detected on GATE (MAX1993 only, FBLANK enabled). Toggle SHDN or cycle VCC power below 1V to clear the fault latch and restart the controller.

OVP is disabled when OVP/UVP is connected to REF or GND (Table 6).

Table 6. Fault Protection and Shutdown Setting Truth Table

OVP/UVP	SHDN DISCHARGE*	UVP PROTECTION	OVP PROTECTION	THERMAL PROTECTION
Vcc	Yes. DL forced high when shut down.	Enabled. Discharge sequence activated; DL forced high when shut down.	Enabled. DH pulled low and DL forced high.	Enabled. Discharge sequence activated; DL forced high when shut down.
Open	Yes. DL forced high when shut down.	Disabled.	Enabled. DH pulled low and DL forced high.	Enabled. Discharge sequence activated; DL forced high when shut down.
REF	No. DL forced low when shut down.	Enabled. Discharge sequence activated; DL forced high when shut down.	Disabled.	Enabled. Discharge sequence activated; DL forced high when shut down.
GND	No. DL forced low when shut down.	Disabled.	Disabled.	Enabled. Discharge sequence activated; DL forced high when shut down.

^{*}Discharge-mode state latched on power-up.

Undervoltage Protection (UVP)

When the output voltage drops below 70%, the nominal regulation voltage and the UVP are enabled (OVP/UVP = VCC or REF), and the controller sets the fault latch and begins the discharge mode (see the *Shutdown and Output Discharge* section). When the output voltage drops to 0.3V, the synchronous rectifiers turn on, clamping the outputs to GND. UVP is ignored for at least 10ms (min) after startup (SHDN rising edge) and when transitions are detected on GATE (MAX1993 only, FBLANK enabled). Toggle SHDN or cycle VCC power below 1V to clear the fault latch and restart the controller.

UVP is disabled when OVP/UVP is left open or connected to GND (Table 6).

Thermal Fault Protection

The MAX1992/MAX1993 feature a thermal fault protection circuit. When the junction temperature rises above +160°C, a thermal sensor activates the fault latch, pulls PGOOD low, and shuts down using discharge mode regardless of the OVP/UVP setting. Toggle SHDN or cycle VCC power below 1V to reactivate the controller after the junction temperature cools by 15°C.

Output Voltage Preset Output Voltages (MAX1992 Only)

The MAX1992's Dual Mode operation allows the selection of common voltages without requiring external components (Figure 7). Connect FB to AGND for a fixed 2.5V output, to VCC for a fixed 1.8V output, or connect FB directly to OUT for a fixed 0.7V output.

Setting Vout with a Resistive Voltage-Divider at FB

The output voltage can be adjusted from 0.7V to 5.5V using a resistive voltage-divider (Figure 8). The MAX1992 regulates FB to a fixed reference voltage (0.7V). Alternatively, the MAX1993 regulates FB to the voltage set at REFIN, making the MAX1993 ideal for memory applications in which the termination supply must track the supply voltage. The adjusted output voltage is:

$$V_{OUT} = V_{FB} \left(1 + \frac{R_C}{R_D} \right)$$

where V_{FB} is 0.7V for the MAX1992 and $V_{FB} = V_{REFIN}$ for the MAX1993.




Figure 7. Dual-Mode Feedback Decoder (MAX1992)




Figure 8. Setting VOUT with a Resistive Voltage-Divider

Dynamic Output Voltages (MAX1993 Only)

The MAX1993 regulates FB to the voltage set at REFIN. By changing the voltage at REFIN, the MAX1993 can be used in applications that require dynamic output voltage changes between two set points. Figure 9 shows a dynamically adjustable resistive voltage-divider network at REFIN. Using the GATE signal and open-drain output (OD), a resistor can be switched in and out of the REFIN resistor-divider, changing the voltage at REFIN. A logic high on GATE turns on the internal N-channel MOSFET, forcing OD to a low-impedance state. A logic low on GATE disables the N-channel MOSFET, so OD is high impedance. The two output voltages (FB = OUT) are determined by the following equations:

$$V_{OUT(LOW)} = V_{REF} \left(\frac{R6}{R5 + R6} \right)$$

$$V_{OUT(HIGH)} = V_{REF} \left[\frac{\left(R6 + R7\right)}{R5 + \left(R6 + R7\right)} \right]$$

The MAX1993 automatically enters forced-PWM operation on the rising and falling edges of GATE and remains in forced-PWM mode for a minimum time selected by FBLANK (Table 5). Forced-PWM operation is required to ensure fast, accurate negative voltage transitions when REFIN is lowered. Because forced-PWM operation disables the zero-crossing comparator, the inductor current can reverse under light loads, quickly discharging the output capacitors. If fault blanking is enabled, the MAX1993 also disables the overvoltage and undervoltage fault protection and forces PGOOD to a high-impedance state for the period selected by FBLANK (Table 5).

For a step voltage change at REFIN, the rate of change of the output voltage is limited by the inductor current ramp, the total output capacitance, the current limit, and the load during the transition. The inductor current ramp is limited by the voltage across the inductor and the inductance. The total output capacitance determines how much current is needed to change the output voltage. Additional load current slows the output voltage change during a positive REFIN voltage change, and speeds the output voltage change during a negative REFIN voltage change. Increasing the current-limit setting speeds a positive output voltage change.

Adding a capacitor across REFIN and GND filters noise and controls the rate-of-change of the REFIN voltage during dynamic transitions. With the additional capacitance, the REFIN voltage slews between the two set points with a time constant determined by the equivalent parallel resistance seen by the slew capacitor (CREFIN). Referring to Figure 9, the time constant for a positive REFIN voltage transition is:

$$\tau_{POS} = \left[\frac{R5 \times (R6 + R7)}{R5 + (R6 + R7)} \right] C_{REFIN}$$

and the time constant for a negative REFIN voltage transition is:

$$\tau_{\text{NEG}} = \left(\frac{\text{R5} \times \text{R6}}{\text{R5} + \text{R6}}\right) C_{\text{REFIN}}$$




Figure 9. MAX1993 Standard Application Circuit

Design Procedure

Firmly establish the input voltage range and maximum load current before choosing a switching frequency and inductor operating point (ripple-current ratio). The primary design trade-off lies in choosing a good switching frequency and inductor operating point, and the following four factors dictate the rest of the design:

- Input Voltage Range. The maximum value (V_{IN(MAX)}) must accommodate the worst-case, high AC-adapter voltage. The minimum value (V_{IN(MIN)}) must account for the lowest battery voltage after drops due to connectors, fuses, and battery selector switches. If there is a choice, lower input voltages result in better efficiency.
- Maximum Load Current. There are two values to consider. The peak load current (ILOAD(MAX)) determines the instantaneous component stresses and filtering requirements and thus drives output capacitor selection, inductor saturation rating, and the design of the current-limit circuit. The continuous load current (ILOAD) determines the thermal stresses and thus drives the selection of input capacitors, MOSFETs, and other critical heat-contributing components.
- **Switching Frequency**. This choice determines the basic trade-off between size and efficiency. The optimal frequency is largely a function of maximum input voltage, due to MOSFET switching losses proportional to frequency and V_{IN}². The optimum frequency is also a moving target, due to rapid improvements in MOSFET technology that are making higher frequencies more practical.
- **Inductor Operating Point**. This choice provides trade-offs: size vs. efficiency and transient response vs. output ripple. Low inductor values provide better transient response and smaller physical size but also result in lower efficiency and higher output ripple due to increased ripple currents. The minimum practical inductor value is one that causes the circuit to operate at the edge of critical conduction (where the inductor current just touches zero with every cycle at maximum load). Inductor values lower than this grant no further size-reduction benefit. The optimum operating point is usually found between 20% and 50% ripple current. When pulse skipping (SKIP low and light loads), the inductor value also determines the load-current value at which PFM/PWM switchover occurs.

Inductor Selection

The switching frequency and inductor operating point determine the inductor value as follows:

$$L = \frac{V_{OUT}(V_{IN} - V_{OUT})}{V_{IN}f_{SW}I_{LOAD(MAX)}LIR}$$

For example: I_{LOAD(MAX)} = 5A, V_{IN} = 12V, V_{OUT} = 2.5V, f_{SW} = 300kHz, 30% ripple current or LIR = 0.3

$$L = \frac{2.5V(12V - 2.5)}{12V \times 300kHz \times 5A \times 0.3} = 4.40\mu H$$

Find a low-loss inductor having the lowest possible DC resistance that fits in the allotted dimensions. Ferrite cores are often the best choice, although powdered iron is inexpensive and can work well at 200kHz. The core must be large enough not to saturate at the peak inductor current (IPEAK):

$$I_{PEAK} = I_{LOAD(MAX)} \left(1 + \frac{LIR}{2}\right)$$

Most inductor manufacturers provide inductors in standard values, such as $1.0\mu\text{H}$, $1.5\mu\text{H}$, $2.2\mu\text{H}$, $3.3\mu\text{H}$, etc. Also look for nonstandard values, which can provide a better compromise in LIR across the input voltage range. If using a swinging inductor (where the no-load inductance decreases linearly with increasing current), evaluate the LIR with properly scaled inductance values.

Transient Response

The inductor ripple current also affects transient-response performance, especially at low V_{IN} - V_{OUT} differentials. Low inductor values allow the inductor current to slew faster, replenishing charge removed from the output filter capacitors by a sudden load step. The output sag is also a function of the maximum duty factor, which can be calculated from the on-time and minimum off-time:

$$V_{SAG} = \frac{L\left(\Delta I_{LOAD(MAX)}\right)^{2} \left[\left(\frac{V_{OUT}K}{V_{IN}}\right) + t_{OFF(MIN)}\right]}{2C_{OUT}V_{OUT}\left[\left(\frac{\left(V_{IN} - V_{OUT}\right)K}{V_{IN}}\right) + t_{OFF(MIN)}\right]}$$

where toff(MIN) is the minimum off-time (see the *Electrical Characteristics*) and K is from Table 3.

Table 7. Current-Sense Configurations

METHOD	CURRENT-SENSE ACCURACY	INDUCTOR SATURATION PROTECTION	CURRENT-SENSE POWER LOSS (EFFICIENCY)
A) Output Current-Sense Resistor	High	Allowed (highest accuracy)	R _{SENSE} x I _{OUT} ²
B) Low-Side Current-Sense Resistor	High	Not allowed (LSAT = GND)	$\left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times R_{SENSE} \times I_{OUT}^2$
C) Low-Side MOSFET On-Resistance	Low	Not allowed (LSAT = GND)	No additional loss
D) Equivalent Inductor DC Resistance	Low	Allowed	No additional loss

The overshoot during a full-load to no-load transient due to stored inductor energy can be calculated as:

$$V_{SOAR} \approx \frac{\left(\Delta I_{LOAD(MAX)}\right)^2 L}{2C_{OUT}V_{OUT}}$$

Setting the Current Limit

The minimum current-limit threshold must be great enough to support the maximum load current when the current limit is at the minimum tolerance value. The valley of the inductor current occurs at ILOAD(MAX) minus half the ripple current; therefore:

$$I_{\mathsf{LIM}(\mathsf{VAL})} > I_{\mathsf{LOAD}(\mathsf{MAX})} - \left(\frac{I_{\mathsf{LOAD}(\mathsf{MAX})}\mathsf{LIR}}{2}\right)$$

where I_{LIM(VAL)} equals the minimum valley current-limit threshold voltage divided by the current-sense resistance (R_{SENSE}). For the 50mV default setting, the minimum valley current-limit threshold is 40mV.

Connect ILIM to VCC for a default 50mV valley current-limit threshold. In adjustable mode, the valley current-limit threshold is precisely 1/10th the voltage seen at ILIM. For an adjustable threshold, connect a resistive divider from REF to analog ground (GND) with ILIM connected to the center tap. The external 250mV to 2V adjustment range corresponds to a 25mV to 200mV valley current-limit threshold. When adjusting the current limit, use 1% tolerance resistors and a divider current of approximately $10\mu A$ to prevent significant inaccuracy in the valley current-limit tolerance.

The current-sense method (Figure 10) and magnitude determine the achievable current-limit accuracy and power loss (Table 7). Typically, higher current-sense voltage limits provide tighter accuracy but also dissipate more power.

Most applications employ a valley current-sense voltage (V_{LIM}(VAL)) of 50mV to 100mV, so the sense resistor can be determined by:

For the best current-sense accuracy and overcurrent protection, use a 1% tolerance current-sense resistor between the inductor and output as shown in Figure 10a. This configuration constantly monitors the inductor current, allowing accurate valley current-limiting and inductor saturation protection.

For low output voltage applications that require higher efficiency, the current-sense resistor can be connected between the source of the low-side MOSFET (N_L) and power ground (Figure 10b) with CSN connected to the drain of N_L and CSP connected to power ground. In this configuration, the additional current-sense resistance only dissipates power when N_L is conducting current. Inductor saturation protection must be disabled with this configuration (LSAT = GND) because the inductor current is only properly sensed when the low-side MOSFET is turned on.

For high-power applications that do not require high-accuracy current sensing or inductor saturation protection, the MAX1992/MAX1993 can use the low-side MOSFET's on-resistance as the current-sense element (RSENSE = RDS(ON)) by connecting CSN to the drain of NL and CSP to the source of NL (Figure 10c). Use the worst-case maximum value for RDS(ON) from the MOSFET data sheet, and add some margin for the rise in RDS(ON) with temperature. A good general rule is to allow 0.5% additional resistance for each °C of temperature rise. Inductor saturation protection must be disabled with this configuration (LSAT = GND) because the inductor current is properly sensed only when the low-side MOSFET is turned on.




Figure 10. Current-Sense Configurations

Alternatively, high-power applications that require inductor saturation protection can constantly detect the inductor current by connecting a series RC circuit across the inductor (Figure 10d) with an equivalent time constant:

$$\frac{L}{R_L} = C_{EQ} \times R_{EQ}$$

where R_L is the inductor's series DC resistance. In this configuration, the current-sense resistance is equivalent to the inductor's DC resistance (RSENSE = R_L). Use the worst-case inductance and R_L values provided by the inductor manufacturer, adding some margin for the inductance drop over temperature and load.

In all cases, ensure an acceptable valley current-limit threshold voltage and inductor saturation configurations despite inaccuracies in sense resistance values.

Output Capacitor Selection

The output filter capacitor must have low enough equivalent series resistance (ESR) to meet output ripple and load-transient requirements, yet have high enough ESR to satisfy stability requirements.

For processor core voltage converters and other applications in which the output is subject to violent load transients, the output capacitor's size depends on how much ESR is needed to prevent the output from dipping too low under a load transient. Ignoring the sag due to finite capacitance:

$$R_{ESR} \le \frac{V_{STEP}}{\Delta I_{LOAD(MAX)}}$$

In applications without large and fast load transients, the output capacitor's size often depends on how much ESR is needed to maintain an acceptable level of output voltage ripple. The output ripple voltage of a stepdown controller equals the total inductor ripple current multiplied by the output capacitor's ESR. Therefore, the maximum ESR required to meet ripple specifications is:

$$\mathsf{R}_{\mathsf{ESR}} \leq \frac{\mathsf{V}_{\mathsf{RIPPLE}}}{\Delta \mathsf{I}_{\mathsf{LOAD}(\mathsf{MAX})} \mathsf{LIR}}$$

The actual capacitance value required relates to the physical size needed to achieve low ESR, as well as to the chemistry of the capacitor technology. Thus, the capacitor is usually selected by ESR and voltage rating rather than by capacitance value (this is true of tantalums, OSCONs, polymers, and other electrolytics).

When using low-capacity filter capacitors, such as ceramic capacitors, size is usually determined by the capacity needed to prevent VSAG and VSOAR from causing problems during load transients. Generally, once enough capacitance is added to meet the overshoot requirement, undershoot at the rising load edge is no longer a problem (see the VSAG and VSOAR equations in the *Transient Response* section). However, low-capacity filter capacitors typically have high-ESR zeros that can affect the overall stability (see the *Output Capacitor Stability Considerations* section).

Output Capacitor Stability Considerations

For Quick-PWM controllers, stability is determined by the value of the ESR zero relative to the switching frequency. The boundary of instability is given by the following equation:

$$f_{ESR} \le \frac{f_{SW}}{\pi}$$

where

$$f_{ESR} = \frac{1}{2\pi R_{ESR} C_{OUT}}$$

For a typical 300kHz application, the ESR zero frequency must be well below 95kHz, preferably below 50kHz. Tantalum and OSCON capacitors in widespread use at the time of publication have typical ESR zero frequencies of 25kHz. In the design example used for inductor selection, the ESR needed to support 25mVp-p ripple is $25\text{mV}/1.5\text{A} = 16.7\text{m}\Omega$. One $220\mu\text{F/4V}$ Sanyo polymer (TPE) capacitor provides $15\text{m}\Omega$ (max) ESR. This results in a zero at 48kHz, well within the bounds of stability.

Do not put high-value ceramic capacitors directly across the feedback sense point without taking precautions to ensure stability. Large ceramic capacitors can have a high-ESR zero frequency and cause erratic, unstable operation. However, it is easy to add enough series resistance by placing the capacitors a couple of inches downstream from the feedback sense point, which should be as close as possible to the inductor.

Unstable operation manifests itself in two related but distinctly different ways: double pulsing and fast-feed-back loop instability. Double pulsing occurs due to noise on the output or because the ESR is so low that there is not enough voltage ramp in the output voltage signal. This "fools" the error comparator into triggering a new cycle immediately after the 400ns minimum off-time period has expired.

Double pulsing is more annoying than harmful, resulting in nothing worse than increased output ripple. However, it can indicate the possible presence of loop instability due to insufficient ESR. Loop instability can result in oscillations at the output after line or load steps. Such perturbations are usually damped but can cause the output voltage to rise above or fall below the tolerance limits.

The easiest method for checking stability is to apply a very fast zero-to-max load transient and carefully observe the output voltage ripple envelope for overshoot and ringing. It can help to simultaneously monitor the inductor current with an AC current probe. Do not allow more than one cycle of ringing after the initial step-response under/overshoot.

Input Capacitor Selection

The input capacitor must meet the ripple current requirement (IRMS) imposed by the switching currents:

$$I_{RMS} = I_{LOAD} \left(\frac{\sqrt{V_{OUT}(V_{IN} - V_{OUT})}}{V_{IN}} \right)$$

For most applications, nontantalum chemistries (ceramic, aluminum, or OSCON) are preferred due to their resistance to power-up surge currents typical of systems with a mechanical switch or connector in series with the input. If the MAX1992/MAX1993 are operated as the second stage of a two-stage power conversion system, tantalum input capacitors are acceptable. In either configuration, choose a capacitor that has less than 10°C temperature rise at the RMS input current for optimal reliability and lifetime.

Power MOSFET Selection

Most of the following MOSFET guidelines focus on the challenge of obtaining high load-current capability when using high-voltage (>20V) AC adapters. Low-current applications usually require less attention.

The high-side MOSFET (N_H) must be able to dissipate the resistive losses plus the switching losses at both VIN(MIN) and VIN(MAX). Ideally, the losses at VIN(MIN) should be roughly equal to the losses at VIN(MAX), with lower losses in between. If the losses at VIN(MIN) are significantly higher, consider increasing the size of N_H. Conversely, if the losses at VIN(MAX) are significantly higher, consider reducing the size of N_H. If VIN does not vary over a wide range, maximum efficiency is achieved by selecting a high-side MOSFET (N_H) that has conduction losses equal to the switching losses.

Choose a low-side MOSFET (N_L) that has the lowest possible on-resistance (R_{DS(ON)}), comes in a moderate-sized package (i.e., 8-pin SO, DPAK, or D²PAK), and is reasonably priced. Ensure that the MAX1992/MAX1993 DL gate driver can supply sufficient current to support the gate charge and the current injected into the parasitic drain-to-gate capacitor caused by the high-side MOSFET turning on; otherwise, cross-conduction problems can occur. Switching losses are not an issue for the low-side MOSFET since it is a zero-voltage switched device when used in the step-down topology.

Power MOSFET Dissipation

Worst-case conduction losses occur at the duty factor extremes. For the high-side MOSFET (N_H), the worst-case power dissipation due to resistance occurs at minimum input voltage:

$$PD(N_{H} \text{ Resistive}) = \left(\frac{V_{OUT}}{V_{IN}}\right) (I_{LOAD})^{2} R_{DS(ON)}$$

Generally, use a small high-side MOSFET to reduce switching losses at high-input voltages. However, the RDS(ON) required to stay within package power-dissipation limits often limits how small the MOSFET can be. The optimum efficiency occurs when the switching losses equal the conduction (RDS(ON)) losses. High-side switching losses do not become an issue until the input is greater than approximately 15V.

Calculating the power dissipation in high-side MOSFETs (N_H) due to switching losses is difficult, since it must allow for difficult-to-quantify factors that influence the turn-on and turn-off times. These factors include the internal gate resistance, gate charge, threshold voltage, source inductance, and PC board layout characteristics. The following switching loss calculation provides only a very rough estimate and is no substitute for breadboard evaluation, preferably including verification using a thermocouple mounted on N_H:

$$PD(N_{H} \text{ Switching}) = \frac{\left(V_{IN(MAX)}\right)^{2} C_{RSS} f_{SW} I_{LOAD}}{I_{GATE}}$$

where C_{RSS} is the reverse transfer capacitance of N_{H} , and I_{GATE} is the peak gate-drive source/sink current (1A typ).

Switching losses in the high-side MOSFET can become a heat problem when maximum AC adapter voltages are applied, due to the squared term in the switching-loss equation ($C \times V_{IN}^2 \times f_{SW}$).

If the high-side MOSFET chosen for adequate $R_{DS(ON)}$ at low battery voltages becomes extraordinarily hot when subjected to $V_{IN(MAX)}$, consider choosing another MOSFET with lower parasitic capacitance.

For the low-side MOSFET (N_L) the worst-case power dissipation always occurs at maximum battery voltage:

$$PD(N_{L} \text{ Resistive}) = \left[1 - \left(\frac{V_{OUT}}{V_{IN}}\right)\right] (I_{LOAD})^{2} R_{DS(ON)}$$

The absolute worst case for MOSFET power dissipation occurs under heavy overload conditions that are greater than I_{LOAD(MAX)} but are not high enough to exceed the current limit and cause the fault latch to trip. To protect against this possibility, "overdesign" the circuit to tolerate:

$$I_{LOAD} = I_{VALLEY(MAX)} + \left(\frac{I_{LOAD(MAX)}LIR}{2}\right)$$

where IVALLEY(MAX) is the maximum valley current allowed by the current-limit circuit, including threshold tolerance and sense-resistance variation. The MOSFETs must have a relatively large heatsink to handle the overload power dissipation.

Choose a Schottky diode (D_L) with a forward voltage drop low enough to prevent the low-side MOSFET's body diode from turning on during the dead time. As a general rule, select a diode with a DC current rating equal to 1/3 the load current. This diode is optional and can be removed if efficiency is not critical.

Applications Information

Dropout Performance

The output voltage adjustable range for continuous-conduction operation is restricted by the nonadjustable minimum off-time one-shot. For best dropout performance, use the slower (200kHz) on-time setting. When working with low input voltages, the duty-factor limit must be calculated using worst-case values for on- and off-times. Manufacturing tolerances and internal propagation delays introduce an error to the TON K-factor. This error is greater at higher frequencies (Table 3). Also, keep in mind that transient response performance of buck regulators operated too close to dropout is poor, and bulk output capacitance must often be added (see the VSAG equation in the *Design Procedure* section).

The absolute point of dropout is when the inductor current ramps down during the minimum off-time (ΔI_{DOWN}) as much as it ramps up during the on-time (ΔI_{UP}). The ratio h = $\Delta I_{UP}/\Delta I_{DOWN}$ indicates the controller's ability to slew the inductor current higher in response to increased load, and must always be greater than 1. As h approaches 1, the absolute minimum dropout point, the inductor current cannot increase as much during each switching cycle, and V_{SAG} greatly increases, unless additional output capacitance is used.

A reasonable minimum value for h is 1.5, but adjusting this up or down allows trade-offs between V_{SAG}, output capacitance, and minimum operating voltage. For a given value of h, the minimum operating voltage can be calculated as:

$$V_{\text{IN(MIN)}} = \left[\frac{V_{\text{OUT}} + V_{\text{DROP1}}}{1 - \left(\frac{h \times t_{\text{OFF(MIN)}}}{K}\right)} \right] + V_{\text{DROP2}} - V_{\text{DROP1}}$$

where V_{DROP1} and V_{DROP2} are the parasitic voltage drops in the discharge and charge paths (see the *On-Time One-Shot* (TON) section), $t_{OFF(MIN)}$ is from the *Electrical Characteristics*, and K is taken from Table 3. The absolute minimum input voltage is calculated with h = 1.

If the calculated $V_{IN(MIN)}$ is greater than the required minimum input voltage, then operating frequency must be reduced or output capacitance added to obtain an acceptable V_{SAG} . If operation near dropout is anticipated, calculate V_{SAG} to be sure of adequate transient response.

A dropout design example follows:

 $V_{OUT} = 2.5V$

fsw = 300kHz

 $K = 3.3\mu s$, worst-case $K_{MIN} = 3.0\mu s$

tOFF(MIN) = 500ns

 $V_{DROP1} = V_{DROP2} = 100 \text{mV}$

h = 1.5

$$V_{IN(MIN)} = \left[\frac{2.5V + 0.1V}{1 - \left(\frac{1.5 \times 500 \text{ns}}{3.0 \mu \text{s}} \right)} \right] + 0.1V - 0.1V = 3.47V$$




Figure 11. Multiple Output Voltage Settings

Calculating again with h = 1 and the typical K-factor value ($K = 3.3\mu$ s) gives the absolute limit of dropout:

$$V_{IN(MIN)} = \left[\frac{2.5V + 0.1V}{1 - \left(\frac{1.5 \times 500 \text{ns}}{3.3 \mu \text{s}} \right)} \right] + 0.1V - 0.1V = 3.06V$$

Therefore, V_{IN} must be greater than 3.06V, even with very large output capacitance, and a practical input voltage with reasonable output capacitance would be 3.47V.

Multiple Output Voltage Settings (MAX1993 Only)

While the MAX1993 is optimized to work with applications that require two dynamic output voltages, it can produce three or more output voltages if required by using discrete logic or a DAC.

Figure 11 shows an application circuit providing four voltage levels using discrete logic. Switching resistors in and out of the resistor network changes the voltage at REFIN. An edge detection circuit is added to generate a 1µs pulse on GATE to trigger the fault-blanking and forced-PWM operation. When using PWM mode $(\overline{SKIP} = V_{CC})$, the edge detection circuit is only required if fault blanking is enabled. Otherwise, leave OD unconnected.

Active Bus Termination (MAX1993 Only)

Active bus termination power supplies generate a voltage rail that tracks a set reference. They are required to source and sink current. DDR memory architecture requires active bus termination. In DDR memory architecture, the termination voltage is set at exactly half the memory supply voltage. Configure the MAX1993 to generate the termination voltage using a resistor-divider at REFIN. In such an application, the MAX1993 must be kept in PWM mode (SKIP = VCC) in order for it to source and sink current. Figure 12 shows the MAX1993 configured as a DDR termination regulator. Connect GATE and FBLANK to GND when unused.

Voltage Positioning

In applications where fast-load transients occur, the output voltage changes instantly by ESRCOUT x $\Delta I_{\rm LOAD}.$ Voltage positioning allows the use of fewer output capacitors for such applications, and maximizes the output voltage AC and DC tolerance window in tight tolerance applications.

Figure 13 shows the connection of OUT and FB in a voltage-positioned circuit. In nonvoltage-positioned circuits, the MAX1992/MAX1993 regulate at the output capacitor. In voltage-positioned circuits, the MAX1992/MAX1993 regulate on the inductor side of the current-sense resistor. VOLT is reduced to:

Vout(VPS) = Vout(NO LOAD) - RSENSEILOAD




Figure 12. Active Bus Termination

PC Board Layout Guidelines

Careful PC board layout is critical to achieve low switching losses and clean, stable operation. The switching power stage requires particular attention (Figure 15). If possible, mount all of the power components on the topside of the board, with their ground terminals flush against one another. Follow these guidelines for good PC board layout:

- Keep the high-current paths short, especially at the ground terminals. This practice is essential for stable, jitter-free operation.
- Keep the power traces and load connections short.
 This practice is essential for high efficiency. Using thick copper PC boards (2oz vs. 1oz) can enhance full-load efficiency by 1% or more. Correctly routing PC board traces is a difficult task that must be approached in terms of fractions of centimeters, where a single milliohm of excess trace resistance causes a measurable efficiency penalty.
- Minimize current-sensing errors by connecting CSP and CSN directly across the current-sense resistor (RSENSE).
- When trade-offs in trace lengths must be made, it is preferable to allow the inductor-charging path to be made longer than the discharge path. For example, it is better to allow some extra distance between the input capacitors and the high-side MOSFET than to allow distance between the inductor and the lowside MOSFET or between the inductor and the output filter capacitor.
- Route high-speed switching nodes (BST, LX, DH, and DL) away from sensitive analog areas (REF, FB, CSP, and CSN).

Layout Procedure

- 1) Place the power components first, with ground terminals adjacent (N_L source, C_{IN}, C_{OUT}, and D_L anode). If possible, make all these connections on the top layer with wide, copper-filled areas.
- 2) Mount the controller IC adjacent to the low-side MOSFET, preferably on the backside opposite NL and N_H in order to keep LX, GND, DH, and the DL gate-drive lines short and wide. The DL and DH gate traces must be short and wide (50 mils to 100 mils wide if the MOSFET is 1in from the controller IC) to keep the driver impedance low and for proper adaptive dead-time sensing.
- Group the gate-drive components (BST diode and capacitor, V_{DD} bypass capacitor) together near the controller IC.
- 4) Make the DC-DC controller ground connections as shown in Figures 1 and 9. This diagram can be viewed as having two separate ground planes: power ground, where all the high-power components go; and an analog ground plane for sensitive analog components. The analog ground plane and power ground plane must meet only at a single point directly at the IC.
- 5) Connect the output power planes directly to the output filter capacitor positive and negative terminals with multiple vias. Place the entire DC-to-DC converter circuit as close to the load as is practical.




Figure 13. Voltage-Positioning Output




Figure 14. Voltage-Positioning Transient Response




Figure 15. PC Board Layout

Pin Configurations (continued)

TOP VIEW 8 5 9 9 5 V_{DD} 20 [] GND GATE 21 MIXIM OUT MAX1993 9 Vcc 22 FB SHDN 23 8 OD OVP/UVP REFIN THIN QFN 4mm x 4mm A "+" SIGN WILL REPLACE THE FIRST PIN INDICATOR ON LEAD-FREE PACKAGES.


Chip Information

TRANSISTOR COUNT: 2616

PROCESS: BiCMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



				COMM	ſΩN	DIME	IIZN	SNE									E	XPOS	SED	PAD	VAR	ITAI	ONS	
PKG	12	2L 4×	4	16	L 4x	4	20	L 4×	4	2.	4L 4>	<4	21	8L 4>	4	1	PKC		132			E5		DOWN BONDS
REF.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	MIN.	NDM.	MAX.	1	PKG. CDDES	MIN.	NOM.	MAX.	MIN.	NDM.	MAX.	ALLOVE
٨	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.90	0.70	0.75	0.80	0.70	0.75	0.80]	T1244-3	1.95	2.10	2.25	1.95	2.10	2.25	YES
A1	0.0	0.02	0.05	0.0	20.0	0.05	0.0	20.0	0.05	0.0	0.02	0.05	0.0	20.0	0.05]	T1244-4	1.95	2.10	2.25	1.95	2.10	2.25	ND
A2	-	.20 RE	F	0.	20 RE	F	0.	20 REF	F	_ 0	.20 RE	F	0	.20 RE	F	l l	T1644-3	1.95	2.10	2.25	1.95	2.10	2.25	YES
b	0.25	0.30	0.35	0.25	0.30	0.35	0.20	0.25	0.30	0.18	0.23	0.30	0.15	0.20	0.25	l	T1644-4	1.95	2.10	2.25	1.95	2.10	2.25	ND
D	3,90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	l l	T2044-2	1.95	2.10	2.25	1.95	2.10	2.25	YES
E	3.90	4.00	4.10	3.90	4.00	4.10		4.00	4.10	3.90	4.00	4.10	3.90	4.00	4.10	l l	T2044-3	1.95	2.10	2.25	1.95	2.10	2.25	ND
e	+	0.80 BS	_	-	65 BS	_	_	50 BS0	_	_	0.50 BS	T .	-	0.40 BS	-	1	T2444-2	1.95	2.10	2.25	1.95	2.10	2.25	YES
k	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-	0.25	-	-	l	T2444-3	2.45	2.60	2.63	2.45	2.60	2.63	YES
L N	0.45	0.55	0.65	0.45	0.55	0.65	0.45	0.55	0.65	0.30	0.40	0.50	0.30	0.40	0.50	l	T2444-4	2.45	2.60	2.63	2.45	2.60	2.63	NO
ND EN	+-	12			16	_	_	20	_	\vdash	6		-	28 7		۱ ا	T2844-1	2.50	2.60	2.70	2.50	2.60	2.70	ND
NE	+	3			+		_	5	_	-	6		\vdash	- /		ł								
Jedec Var.	+	VGGR			VGGC	_	— ,	/GGD-1	_	-	WGGD-	•	-	VGGE		ł								
2.	DIMENS ALL DI	MENSIO	NS ARE	IN MI	LUMETE	ERS. A							•			ı								
1. 2. 3.	DIMENS ALL DIM N IS TO THE TE JESD 9	MENSION HE TOT RMINAL 15—1 SI	NS ARE TAL NUI . #1 IC PP012	IN MIL MBER O PENTIFIE 2. DETAI	LUMETE F TERI R AND LS OF	ERS. A MINALS TERMI TERMI	NGLES A	are in Mberin Identif	DEGRI	EES. Wentk	IONAL,	BUT M	UST BE	E LOCAT		HIN								
1. 2. 3.	DIMENS ALL DIM N IS THE TE JESD 9 THE ZO DIMENS	MENSION HE TOT RMINAL 15-1 SI XNE INC	NS ARE TAL NUT #1 ID PP-012 DICATED APPLIE	IN MI MBER O ENTIFIE DETAI THE	LUMETE F TERM R AND LS OF FERMIN	ERS. AMINALS TERMITERMINAL #1	NAL NU	are in Imberin Identif Fier in	DEGRI NG COM FIER AF AY BE	ees. Wentk e opt either	TONAL,	BUT M	MARK	ED FEA	TURE.									
1. 2. 3. 4.	DIMENS ALL DIN N IS TO THE TE JESD 9 THE ZO DIMENS FROM	MENSION HE TOT RIMINAL 15-1 SI ONE INC HON B TERMINA	NS ARE TAL NUT #1 IC PP-012 DICATED APPLIE AL TIP.	IN MIL MBER O MENTIFIE DETAI DETAI S TO M	LUMETE F TERI R AND LS OF TERMIN	ERS. AMINALS TERMINALS TERMINAL #1 ZED TE	NAL NU NAL NU NAL #1 IDENTIF	MBERIN IDENTIF FIER MA	DEGRI NG COM FIER AF AY BIE IS MEA	EES. VENTK RE OPT EITHEF	IONAL, RAMO BETW	BUT M OLD OR EEN O.	UST BE MARKI 25 mm	E LOCAT ED FEA n AND	TURE.									
1. 2. 3. 4. 5.	DIMENS ALL DIM N IS THE TE JESD 9 THE ZO DIMENS	MENSION RMINAL 15-1 SI XNE INC SION 6 TERMINAL	NS ARE TAL NUT PP-012 DICATED APPLIE AL TIP.	IN MIL MBER O MENTIFIE DETAI DETAI S TO M	LUMETE F TERI R AND LS OF IERMIN IETALU: NUMB	ERS. AMMINALS TERMINALS TERMINAL #1 ZED TE	NAL NU NAL #1 IDENTIF RMINAL	MBERIN IDENTIFIER MA . AND I	DEGRI NG COM FIER AF AY BIE IS MEA	EES. VENTK RE OPT EITHEF	IONAL, RAMO BETW	BUT M OLD OR EEN O.	UST BE MARKI 25 mm	E LOCAT ED FEA n AND	TURE.									
1. 2. 3. 4. 5.	DIMENS ALL DIM N IS THE TE JESD 9 THE ZO DIMENS FROM 1	MENSION HE TOT RMINAL 15-1 SI ONE INC SION 6 TERMIN D NE F	NS ARE TAL NUI PP-012 DICATED APPLIE AL TIP. REFER N IS PO	IN MIL MBER O MENTIFIE DETAI DETAI S TO M TO THE DSSIBLE	LUMETE F TERI R AND LS OF TERMIN TETALU: NUMB IN A	ERS. AMMINALS TERMIN TE	NAL NU IAL #1 IDENTIF RMINAL TERMIN	MBERIN IDENTIF FIER MA AND I	DEGRI NG CON FIER AF AY BIE IS MEA N EACI IN.	EES. WENTK RE OPT EITHEF SURED H D A	ND E	BUT M OLD OR EEN O. SIDE RI	UST BE MARK 25 mm	E LOCAT ED FEA n AND TVELY,	TURE.									
1. 2. 3. & \$\frac{1}{2}\$	DIMENS ALL DIM N IS THE TE JESD 9 THE ZO DIMENS FROM I ND AND	MENSION HE TOT RMINAL 15-1 SI SONE INC HIGH HIGH HIGH HIGH HIGH HIGH HIGH HIG	NS ARE TAL NUI #1 ID PP-012 DICATED APPLIE AL TIP. REFER N IS PO APPLIE	E IN MIL MBER O PENTIFIE 2. DETAI 3. THE ' S TO W TO THE DSSIBLE S TO T	LUMETE F TERI R AND LS OF FERMIN IETALU: NUMB IN A HE EXI	ERS. AMMINALS TERMINALS TERMINAL #1 ZED TE ER OF SYMME POSED	NAL NUI IAL #1 IDENTIF RMINAL TERMIN TRICAL	ARE IN MBERIN IDENTIF TER MA AND I FASHIO SINK SI	DEGRI HG COP FIER AF AY BIE IS MEA IN EACH IN.	EES. NVENTK RE OPT EITHEF SURED H D A	DETWIND E	BUT M OLD OR EEN O. SIDE RI	UST BE MARKI 25 mm ESPECT	E LOCATED FEAT AND TVELY.	TURE.									
1. 2. 3. 4. 5. 7. 6. 9.	DIMENS ALL DIN N IS TI THE TE JESD 9 THE ZO DIMENS FROM ND AND DEPOPE COPLAN DRAWIN	MENSION HE TOT RIMINAL 15-1 SI DNE INC HICKORY HERMIN D NE F ULATION VARITY IG CON	NS ARE TAL NUI PP-012 DICATED APPLIE AL TIP. REFER I S PO APPLIE IFORMS	E IN MILE MENTIFIED DETAIL THE TO THE TO JE TO JE TO JE TO JE TO JE	LUMETE F TERI R AND LS OF FERMIN IETALU: NUMB IN A HE EXI	ERS. AMMINALS TERMINITERMINITERMINITERMINITERMINITER ER OF SYMME POSED 0220,	NAL NUMBER NAL MILITERMINAL TERMINAL TE	MBERIN IDENTIFIER MA AND I MALS OF FASHIO SINK SE	DEGRI NG CON FIER AF AY BIE IS MEA N EACI IN. LUG AS	EES. NVENTK RE OPT EITHEF SURED H D A	DETWIND E	BUT M OLD OR EEN O. SIDE RI	UST BE MARKI 25 mm ESPECT	E LOCATED FEAT AND TVELY.	TURE.									
1. 2. 3. 4. 5. 7. 6. 9.	DIMENS ALL DIM N IS TO THE TE JESD 9 THE ZO DIMENS FROM ND ANI DEPOPE COPLAN DRAWIN MARKING	MENSION HE TOT RMINAL 15-1 SI SIONE INC HICKON B TERMINA D NE F ULATION NARITY HIG CON G IS FO	NS ARE TAL NUI #1 ID PP-012 DICATED APPLIE AL TIP. REFER I IS PO APPLIE IFORMS OR PAC	E IN MILE MENTIFIE DETAIL THE TO THE DSSIBLE S TO T TO JE KAGE O	LUMETE F TERI R AND LS OF FERMIN IETALU: NUMB IN A HE EXI DEC MI	ERS. AMMINALS TERMINAL #1 ZED TE ER OF SYMME POSED 0220, ITION F	NAL NUMAL #1 IDENTIFERMINAL TERMINAL HEAT SEXCEPT	MBERIN IDENTIFIER MA AND I MALS OF FASHIO SINK SE	DEGRI NG CON FIER AF AY BIE IS MEA N EACI IN. LUG AS	EES. NVENTK RE OPT EITHEF SURED H D A	DETWIND E	BUT M OLD OR EEN O. SIDE RI	UST BE MARKI 25 mm ESPECT	E LOCATED FEAT AND TVELY.	TURE.									
1. 2. 3. 4. 5. 7. 48. 9.	DIMENS ALL DIM N IS TO THE TE JESD 9 THE ZO DIMENS FROM ND ANI DEPOPE COPLAN DRAWIN MARKING COPLANA	MENSION HE TOT RMINAL 15-1 SI ONE INC HONE INC HONE INC HONE INC HONE HONE HONE HONE HONE HONE HONE HONE	NS ARE TAL NUI #1 ID PP-012 DICATED APPLIE AL TIP. REFER N IS PO APPLIE IFORMS CHALL I	E IN MILE MENER OF MENTIFIES DETAIL OF THE TO THE TO JE KAGE OF NOT EXIL	LUMETE F TERI R AND LS OF FERMIN IETALU: NUMB IN A HE EXI DEC MI RIENTA CEED C	ERS. AMMINALS TERMINALS TERMINAL #1 ZED TE ER OF SYMME POSED 0220, TION F 0.08mm	NAL NUMAL #1 IDENTIFERMINAL TERMINAL HEAT SEXCEPT	MBERIN IDENTIFIER MA AND I MALS OF FASHIO SINK SE	DEGRI NG CON FIER AF AY BIE IS MEA N EACI IN. LUG AS	EES. NVENTK RE OPT EITHEF SURED H D A	DETWIND E	BUT M OLD OR EEN O. SIDE RI	UST BE MARKI 25 mm ESPECT	E LOCATED FEAT AND TVELY.	TURE.									
1. 2. 3. \$\frac{1}{2}. 11.	DIMENS ALL DIM N IS TI THE TE JESD 9 THE ZC DIMENS FROM ND ANI DEPOPI COPLAN DRAWIN MARKING COPLAN WARPAGI LEAD CE	MENSION HE TOTI RMINAL RMINAL RMINAL RMINAL RICHAR HISTOR	NS ARE TAL NUI PP-012 DICATED APPLIE AL TIP. REFER I IS PO APPLIE IFORMS OR PAC SHALL 1 L NOT INES TO	IN MILL MISSER OF MENTIFIES TO ME TO THE STO TO THE TO JE KAGE OF NOT EXCEPT DISSERTE	LUMETE F TERI R AND LS OF TERMIN IETALLI: NUMB IN A HE EXI DEC MI RIENTA CEED C	MINALS. TERMINALS. TERMINAL #1 ZED TE ER OF SYMME POSED 0220, TION F 0.08mm C POSITI	NGLES : NAL NU NAL #11 IDENTIF RMINAL TERMIN TRICAL HEAT : EXCEPT EFFEREN	MBERIN IDENTIFIER MA AND I FASHIC SINK SI FOR ICE ON	DEGRING CONFIER AFFER AF	EES. NVENTKRE OPT EITHEF SURED H D A S WELL -3, T2	ND E :	BUT M DLD OR EEN O. SIDE RI HE TER	IUST BE MARKI 25 mm ESPECT MINALS 12844-	E LOCATED FEA	TURE.			DA	OMDUCT	AS A			×	1/1
1. 2. 3. \$\frac{1}{2}. 11.	DIMENS ALL DIM N IS TI THE TE JESD 9 THE ZC DIMENS FROM ND ANI DEPOPI COPLAN DRAWIN MARKING COPLAN WARPAGI	MENSION HE TOTI RMINAL RMINAL RMINAL RMINAL RICHAR HISTOR	NS ARE TAL NUI PP-012 DICATED APPLIE AL TIP. REFER I IS PO APPLIE IFORMS OR PAC SHALL 1 L NOT INES TO	IN MILL MISSER OF MENTIFIES TO ME TO THE STO TO THE TO JE KAGE OF NOT EXCEPT DISSERTE	LUMETE F TERI R AND LS OF TERMIN IETALLI: NUMB IN A HE EXI DEC MI RIENTA CEED C	MINALS. TERMINALS. TERMINAL #1 ZED TE ER OF SYMME POSED 0220, TION F 0.08mm C POSITI	NGLES : NAL NU NAL #11 IDENTIF RMINAL TERMIN TRICAL HEAT : EXCEPT EFFEREN	MBERIN IDENTIFIER MA AND I FASHIC SINK SI FOR ICE ON	DEGRING CONFIER AFFER AF	EES. NVENTKRE OPT EITHEF SURED H D A S WELL -3, T2	ND E :	BUT M DLD OR EEN O. SIDE RI HE TER	IUST BE MARKI 25 mm ESPECT MINALS 12844-	E LOCATED FEA	TURE.			LG PAC	KAGE	OUTLI	NE,			
1. 2. 3. A. 5. 11. 12. 1	DIMENS ALL DIM N IS TI THE TE JESD 9 THE ZC DIMENS FROM ND ANI DEPOPI COPLAN DRAWIN MARKING COPLAN WARPAGI LEAD CE	MENSION HE TOT FRININAL 15-1 SI ONE INC HON B TERMIN D NE F ULATION NARITY G CON G IS FO ARITY S E SHAL ENTERLIE OF LE	NS ARE TAL NUI PP-012 DICATED APPLIE AL TIP. REFER N IS PO APPLIE IFORMS OR PACE SHALL NOT INES TO EADS S	E IN MIL MBER 0 PENTIFIE 2. DETAIL . THE 'S S TO IV TO THE DSSIBLE S TO T TO JEI KAGE 0 NOT EXI EXCEED D BE A'HOWN /	LUMETE F TERI R AND LS OF TERMIN IETALLI: NUMB IN A HE EXI DEC MI RIENTA CEED C	MINALS. TERMINALS. TERMINAL #1 ZED TE ER OF SYMME POSED 0220, TION F 0.08mm C POSITI	NGLES : NAL NU NAL #11 IDENTIF RMINAL TERMIN TRICAL HEAT : EXCEPT EFFEREN	MBERIN IDENTIFIER MA AND I FASHIC SINK SI FOR ICE ON	DEGRING CONFIER AFFER AF	EES. NVENTKRE OPT EITHEF SURED H D A S WELL -3, T2	ND E :	BUT M DLD OR EEN O. SIDE RI HE TER	IUST BE MARKI 25 mm ESPECT MINALS 12844-	E LOCATED FEA	TURE.		()	LG PAC	KAGE	OUTLI 24, 28L		QFN, 4		

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

36 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600